Is this you? Create Your Porfile
Avatar

Gregg B. Lesartre

Hewlett-Packard

Network

Latest external collaboration on country level. Dive into details by clicking on the dots.

Explore More

Hotspot

Dive into the research topics where Gregg B. Lesartre is active.

Explore More

Publication

Featured researches published by Gregg B. Lesartre.

Archive | 1996

System and method for on-chip debug support and performance monitoring in a microprocessor

Gregory L. Ranson; John W. Bockhaus; Gregg B. Lesartre; Russell C. Brockmann; Robert E. Naas; Jonathan P. Lotz; Douglas B. Hunt; Patrick Knebel; Paul L. Perez; Steven T. Mangelsdorf

Archive | 1996

Method for processing information in a microprocessor to facilitate debug and performance monitoring

Gregory L. Ranson; Gregg B. Lesartre; Russell C. Brockmann; Douglas B. Hunt; Steven T. Mangelsdorf

Archive | 1996

Circuitry for providing external access to signals that are internal to an integrated circuit chip package

Gregory L. Ranson; John W. Bockhaus; Gregg B. Lesartre; Patrick Knebel; Paul L. Perez

Archive | 2002

Cache line replacement using cache status to bias way selection

Gregg B. Lesartre

Archive | 1996

Store-to-load hazard resolution system and method for a processor that executes instructions out of order

Gregg B. Lesartre

Archive | 1996

Flexible circuitry and method for detecting signal patterns on a bus

Gregory L. Ranson; John W. Bockhaus; Gregg B. Lesartre

Archive | 1996

Operand dependency tracking system and method for a processor that executes instructions out of order and that permits multiple precision data words

Gregg B. Lesartre; Doug Quarnstrom; Jonathan P. Lotz

Archive | 2013

Response Control for Memory Modules That Include or Interface With Non-Compliant Memory Technologies

Gregg B. Lesartre; Andrew R. Wheeler; John E. Tillema; Alan Jerome Wade

Archive | 1996

Apparatus and method for reading and writing remote registers on an integrated circuit chip using a minimum of interconnects

John W. Bockhaus; Gregg B. Lesartre; Gregory L. Ranson

Archive | 2002

Method and apparatus for saving microprocessor power when sequentially accessing the microprocessor's instruction cache

Gregg B. Lesartre; John W. Bockhaus

Explore More

Collaboration

Dive into the Gregg B. Lesartre's collaboration.

Top Co-Authors
Avatar

Naveen Muralimanohar

Hewlett-Packard

View shared research outputs
Top Co-Authors
Avatar

Russ W. Herrell

Hewlett-Packard

View shared research outputs
Top Co-Authors
Avatar

John W. Bockhaus

Hewlett-Packard

View shared research outputs
Top Co-Authors
Avatar

Gary Gostin

Hewlett-Packard

View shared research outputs
Top Co-Authors
Avatar

Martin Foltin

Hewlett-Packard

View shared research outputs
Top Co-Authors
Avatar

Gregory L. Ranson

Hewlett-Packard

View shared research outputs
Top Co-Authors
Avatar

Andrew R. Wheeler

Hewlett-Packard

View shared research outputs
Top Co-Authors
Avatar

David Jerome Johnson

Hewlett-Packard

View shared research outputs
Top Co-Authors
Avatar

Derek Alan Sherlock

Hewlett-Packard

View shared research outputs
Top Co-Authors
Avatar

Jonathan P. Lotz

Hewlett-Packard

View shared research outputs
Explore More
Researchain Logo
Decentralizing Knowledge