Network


Latest external collaboration on country level. Dive into details by clicking on the dots.

Hotspot


Dive into the research topics where Gregory E. Dermer is active.

Publication


Featured researches published by Gregory E. Dermer.


IEEE Journal of Solid-state Circuits | 2004

Measurements and analysis of SER-tolerant latch in a 90-nm dual-V/sub T/ CMOS process

Peter Hazucha; Tanay Karnik; S. Walstra; Bradley Bloechel; J. Tschanz; J. Maiz; Krishnamurthy Soumyanath; Gregory E. Dermer; Siva G. Narendra; Vivek De; S. Borkar

We designed a soft error rate (SER) tolerant latch utilizing local redundancy. We implemented a test chip containing both the standard and SER-tolerant latches in a 90-nm dual-V/sub T/ CMOS process. Accelerated measurements with a neutron beam at Los Alamos National Laboratory demonstrated 10/spl times/ better reliability of the SER-tolerant latch over the standard latch at no speed degradation. The worst case energy and area penalties were 39% and 44%, respectively. Both the energy and area penalties are negligible for standard-latch transistor sizes at least double the minimum width. We analyzed the effects of the recovery time, threshold voltage assignment, and leakage on the SER robustness. The proposed latch can improve reliability of critical sequential logic elements in microprocessors and other circuits.


power electronics specialists conference | 2004

A 480-MHz, multi-phase interleaved buck DC-DC converter with hysteretic control

Gerhard Schrom; Peter Hazucha; Jae-Hong Hahn; Donald S. Gardner; Bradley Bloechel; Gregory E. Dermer; Siva G. Narendra; Tanay Karnik; Vivek De

We propose an on-chip 1.8 V-to-0.9 V DC-DC converter aimed to reduce the input current and decoupling requirements of future microprocessors. By utilizing a 90-nm CMOS process, employing a four-phase hysteretic control, and operating at ultra-high frequency of 480-MHz, we achieved a 10% output droop with only 2.5 nF of on-chip decoupling, for 0.5 A of load current. No off-chip decoupling was connected to the output. At 480 MHz the measured efficiency was 72%. At 250 MHz, the efficiency improved to 76% at the cost of a 17% droop or larger decoupling of 11.5 nF. A converter with 100 A rating would require a capacitor of 0.5 /spl mu/F, which is comparable to the size of an on-chip capacitor of a typical microprocessor.


international solid-state circuits conference | 2002

1.1 V 1 GHz communications router with on-chip body bias in 150 nm CMOS

Siva G. Narendra; M. Haycock; V. Govindarajulu; Vasantha Erraguntla; Howard Wilson; Sriram R. Vangal; Amaresh Pangal; E. Seligman; Rajendran Nair; Ali Portland Keshavarzi; Bradley Bloechel; Gregory E. Dermer; R. Mooney; Nitin Borkar; S. Borkar; Vivek De

A router chip, that incorporates on-chip forward body biasing capability with 2% area overhead, achieves 1 GHz operation at 1.1 V supply in a 150 nm logic technology, compared to 1.25 V required for the original design having no body bias. Switching power is 23% less and chip leakage is reduced by 3.5/spl times/ in standby mode by withdrawing forward bias.


symposium on vlsi circuits | 2004

Impact of body bias on alpha- and neutron-induced soft error rates of flip-flops

Tanay Karnik; J. Tschanz; Bradley Bloechel; Peter Hazucha; P. Armstrong; Siva G. Narendra; Ali Keshavarzi; Krishnamurthy Soumyanath; Gregory E. Dermer; J. Maiz; S. Borkar; Vivek De

Soft error rate measurements for flip-flops on two testchips in 180nm and 130nm logic technologies show that using forward body bias improves alpha SER by 35% and neutron SER by 23%, while applying reverse body bias degrades SER by 9% to 36%. Body bias impact on SER remains virtually unchanged with technology scaling.


Archive | 1998

Method and apparatus for power throttling in a microprocessor using a closed loop feedback system

Chris S. Browning; Shekhar Borkar; Gregory E. Dermer


Archive | 2012

Scalable distributed memory and i/o multiprocessor system

Linda J. Rankin; Paul R. Pierce; Gregory E. Dermer; Wen-Hann Wang; Kai Cheng; Richard H. Hofsheier; Nitin Borkar


Archive | 2008

Scalable distributed memory and I/O multiprocessor systems and associated methods

Linda J. Rankin; Paul R. Pierce; Gregory E. Dermer; Wen-Hann Wang; Kai Cheng; Richard H. Hofsheier; Nitin Borkar


international solid-state circuits conference | 2002

5GHz 32b integer-execution core in 130nm dual-VT CMOS

Sriram R. Vangal; Nitin Borkar; Erik Seligman; V. Govindarajulu; Vasantha Erraguntla; Howard Wilson; Amaresh Pangal; V. Veeramachaneni; Mark A. Anders; James W. Tschanz; Yibin Ye; Dinesh Somasekhar; Bradley Bloechel; Gregory E. Dermer; Ram K. Krishnamurthy; Siva G. Narendra; Mircea R. Stan; Simon G. Thompson; Vivek De; Shekhar Borkar


Archive | 2002

Low jitter external clocking

Rajendran Nair; Gregory E. Dermer; Stephen R. Mooney; Nitin Borkar


Archive | 2009

Scalable memory and I/O multiprocessor systems

Linda J. Rankin; Paul R. Pierce; Gregory E. Dermer; Wen-Hann Wang; Kai Cheng; Richard H. Hofsheier; Nitin Borkar

Collaboration


Dive into the Gregory E. Dermer's collaboration.

Researchain Logo
Decentralizing Knowledge