Network


Latest external collaboration on country level. Dive into details by clicking on the dots.

Hotspot


Dive into the research topics where Harish N. Kotecha is active.

Publication


Featured researches published by Harish N. Kotecha.


IEEE Electron Device Letters | 1982

Measurement of MOSFET constants

F.H. De La Moneda; Harish N. Kotecha; M. Shatzkes

A method is described to electrically determine MOSFET channel length, mobility, gate-bias dependence and parasitic series resistance. These four quantities are obtained by curve fitting output resistance measurements over a range of gate biases and channel lengths. Measurements from two gate biases on each of two devices of different channel lengths are sufficient to obtain a full characterization. Thus, the method is well suited for automated testing because of its simplicity and efficiency.


international solid-state circuits conference | 1981

A dual-gate floating-gate FET device

Harish N. Kotecha; Chung Lam

An experimental floating-gate FET with two capacitively-coupled control gates for nonvolatile and electrically alterable application will be discussed. An enhanced conduction insulator under one control gate serves to charge/discharge the floating gate.


Archive | 1980

Electrically alterable double dense memory

Harish N. Kotecha; Wendell P. Noble; Francis W. Wiedman


Archive | 1979

Method of making a MOSFET device with reduced sensitivity of threshold voltage to source to substrate voltage variations

Kenneth E. Beilstein; Harish N. Kotecha


Archive | 1977

Two and three mask process for IGFET fabrication

Francisco H. De La Moneda; Harish N. Kotecha


Archive | 1991

Method for fabricating high circuit density, self-aligned metal linens to contact windows

Harish N. Kotecha; Hans Adolf Protschka; Dave Stanasolovich; Jacob F. Theisen


Archive | 1979

Simultaneously forming fully implanted DMOS together with enhancement and depletion mode MOSFET devices

Harish N. Kotecha; Francisco H. DeLaMoneda


Archive | 1978

Quaternary FET read only memory

Kenneth E. Beilstein; Harish N. Kotecha


Archive | 1982

Method of making ROM/PLA semiconductor device by late stage personalization

Al M. Bracco; Arthur Edenfeld; Harish N. Kotecha


Archive | 1983

Photoresist lift-off process for fabricating semiconductor devices

Edward C. Fredericks; Harish N. Kotecha

Researchain Logo
Decentralizing Knowledge