Hidehiko Kira
Fujitsu
Network
Latest external collaboration on country level. Dive into details by clicking on the dots.
Publication
Featured researches published by Hidehiko Kira.
international microwave symposium | 2003
Satoshi Masuda; Kazuhiko Kobayashi; Hidehiko Kira; Masayuki Kitajima; Masakazu Takesue; Yoshihisa Kamiya; Kazukiyo Joshin
We developed a new millimeter-wave plastic chip size package (CSP) to operate up to 100 GHz by using a thin-film substrate. It has a flip-chip distributed amplifier with inverted microstrip lines that has a bandwidth of beyond 110 GHz. The CSP amplifier achieved a gain of 7.8 dB and a 3 dB bandwidth of 97 GHz, and operated up to 100 GHz as an amplifier. To our knowledge, this value is the highest operating frequency reported to date for a distributed amplifier sealed in a plastic CSP.
cpmt symposium japan | 2016
Hidehiko Kira; Norio Kainuma; Naoaki Nakamura; Takashi Kubota; Takumi Masuyama; Sanae Iijima
A chip stacking process technology using high mass productivity non-conductive film (NCF) has been developed, with assumptions for the central processing unit (CPU) in high-end servers. With this process, a 23 mm by 23 mm chip with a bump pitch of 40 μm was successfully stacked onto another, and 296,000 bumps were jointed in total. In the development of the chip stacking process, in order to measure NCF behavior in the thermo compression flip chip (TCFC) bonding process, the head position detecting mechanism of a flip chip bonder (FCB) measured NCF deformation between the chip and a bare silicon plate in real time. During the measurement, the bonding head applied a constant load to the NCF, and its temperature went up. In order to observe the effect of chip size, NCF deformation was measured at three chip sizes. The amount of deformation of a large-sized chip was found to be less than that of a small-sized chip under the same pressure applied to the chips. This result revealed a limitation of the chip stacking process for large-sized chips using NCF. In addition, variations in bump height or silicon thickness occurring in the LSI manufacturing process were found to cause various problems in the chip stacking process using NCF. These problems were solved using a special bonding tool. Moreover, to suppress voids, the behavior of voids was observed, which found voids remaining in the chip corners. Shaping NCF in the X-shape suppressed these corner voids.
Archive | 2001
Shunji Baba; Takatoyo Yamakami; Norio Kainuma; Kenji Kobae; Hidehiko Kira; Hiroshi Kobayashi
Archive | 2002
Shunji Baba; Takatoyo Yamakami; Norio Kainuma; Kenji Kobae; Hidehiko Kira; Hiroshi Kobayashi
Archive | 2002
Norio Kainuma; Shunji Baba; Hidehiko Kira; Toru Okada
Archive | 1999
Hidehiko Kira; Kenji Kobae; Norio Kainuma; Naoki Ishikawa; Satoshi Emoto
Archive | 2007
Hiroshi Kobayashi; Kenji Kobae; Shuichi Takeuchi; Hidehiko Kira
Archive | 1999
Hidehiko Kira; Kiyoshi Fukui; Kazuhisa Tsunoi; Shunji Baba
Archive | 2000
Shunji Baba; Hidehiko Kira; Norio Kainuma; Toru Okada
Archive | 2004
Naoki Ishikawa; Shuichi Takeuchi; Hidehiko Kira