Network


Latest external collaboration on country level. Dive into details by clicking on the dots.

Hotspot


Dive into the research topics where Hideya Akashi is active.

Publication


Featured researches published by Hideya Akashi.


international parallel processing symposium | 1997

Deadlock-free fault-tolerant routing in the multi-dimensional crossbar network and its implementation for the Hitachi SR2201

Yoshiko Yasuda; Hiroaki Fujii; Hideya Akashi; Yasuhiro Inagami; Teruo Tanaka; Junji Nakagoshi; Hideo Wada; Tsutomu Sumimoto

We have developed a hardware detour path selection facility for the Hitachi SR2201 parallel computer, which uses a multi-dimensional crossbar as an inter-processor network to ensure operating efficiency and high reliability when a part of the network is faulty. When this hardware facility is used, packets are transmitted to their destination along alternative paths to avoid the fault. However, changing the routing may cause deadlock. This paper describes a deadlock-free fault-tolerant routing scheme that can be used by the detour path selection facility to avoid deadlock, and its implementation for the SR2201.


Archive | 2000

Node controller for performing cache coherence control and memory-shared multiprocessor system

Tsuyoshi Tanaka; Hideya Akashi; Yuji Tsushima; Keitaro Uehara; Naoki Hamanaka; Toru Shonai


Archive | 1995

Parallel processor system including a cache memory subsystem that has independently addressable local and remote data areas

Naonobu Sukegawa; Tshiaki Tarui; Hiroaki Fujii; Hideya Akashi


Archive | 1998

Shared memory multiprocessor performing cache coherency

Toshiaki Tarui; Koichi Okazawa; Yasuyuki Okada; Toru Shonai; Toshio Okochi; Hideya Akashi


Archive | 2003

Shared memory multiprocessor performing cache coherence control and node controller therefor

Yoshiko Yasuda; Naoki Hamanaka; Toru Shonai; Hideya Akashi; Yuji Tsushima; Keitaro Uehara


Archive | 2002

Process scheduling method based on active program characteristics on process execution, programs using this method and data processors

Hideya Akashi; Keitaro Uehara; Tsuyoshi Tanaka


international parallel processing symposium | 1997

Architecture and performance of the Hitachi SR2201 massively parallel processor system

Hiroaki Fujii; Yoshiko Yasuda; Hideya Akashi; Yasuhiro Inagami; Makoto Koga; Osamu Ishihara; Masamori Kashiyama; Hideo Wada; Tsutomu Sumimoto


Archive | 1999

Cache memory control circuit including summarized cache tag memory summarizing cache tag information in parallel processor system

Hideya Akashi; Toshio Okochi; Toru Shonai; Masamori Kashiyama


Archive | 1997

Message passing distributed shared memory system that eliminates unnecessary software controlled cache flushes or purges

Hiroaki Fujii; Tadaaki Isobe; Makoto Koga; Hideya Akashi


Archive | 2000

Computer system utilizing speculative read requests to cache memory

Tadayuki Sakakibara; Isao Ohara; Hideya Akashi; Yuji Tsushima; Satoshi Muraoka

Collaboration


Dive into the Hideya Akashi's collaboration.

Researchain Logo
Decentralizing Knowledge