Hisashi Kodama
Panasonic
Network
Latest external collaboration on country level. Dive into details by clicking on the dots.
Publication
Featured researches published by Hisashi Kodama.
Journal of the Acoustical Society of America | 1996
Sachio Nagamitsu; Mayumi Sakai; Hisashi Kodama; Tsuneko Okada
The present invention discloses a sound environment simulator including a sound field analyzing unit, a sound field reproducing unit, and an output unit. The sound environment analyzing unit divides the solid surfaces of a space to be analyzed into a set of sections to compute the volume of reflected sounds with a sound absorption coefficient of walls and form factors. It further computes time series data related to the arrival volume of sounds emanated from a certain sound source to the sound receiving point. An impulse response computing unit in the sound field reproducing unit transduces the time series data into an impulse response. Accordingly, the sound field reproducing unit convolutes the impulse response on a dry source in accordance with data related to a listeners position inputted from an associated virtual reality equipment to generate a reproduced sound over a headphone.
international solid-state circuits conference | 1992
Kunitoshi Aono; Masaki Toyokura; Toshiyuki Araki; Akihiko Ohtani; Hisashi Kodama; Kiyoshi Okamoto
A description is given of a 2-GOPS, 60-MIPS video digital signal processor ULSI with a vector-pipeline architecture for video CODEC systems, called the vector digital signal processor (VDSP). The VDSP uses 0.8- mu m CMOS technology and contains a discrete cosine transform (DCT) core as a special processing unit. The vector-pipeline (VP) architecture allows input vector data to be processed in various pipeline configurations. The VDSP performs motion vector detection, motion compensation, DCT/IDCT, loop filtering, quantization/inverse quantization, and variable length coding/decoding specified in CCIT H.261. The encoder and the decoder specified in the subset including the applications of CCIT H.261 (full-CIF mode at 15 frame/s or more, 64 kb/s) can be realized with only two VDSP chips, and only one VDSP chip, respectively, and thus have twice the performance of prior digital signal processors. >
Archive | 1994
Sachio Nagamitsu; Hisashi Kodama; Mayumi Sakai; Yoshihiro Hattori; Tuneko Okada
Archive | 1996
Tomoko Kitamura; Shigeaki Matsubayashi; Yasuyuki Shintani; Hisashi Kodama
Archive | 1996
Yoichi Nagata; Sachio Nagamitsu; Hisashi Kodama; Mayumi Sakai; Tsuneko Imagawa
Archive | 1991
Kunitoshi Aono; Masaki Toyokura; Toshiyuki Araki; Akihiko Ohtani; Hisashi Kodama; Kiyoshi Okamoto
Archive | 1993
Sachio Nagamitsu; Mayumi Sakai; Hisashi Kodama; Tsuneko Okada
Archive | 1997
Hisashi Kodama; Kunitoshi Aono
Archive | 1995
Hirozo Takegawa; Yuji Inoue; Hisashi Kodama; Tomoko Kitamura; Shigeyuki Inoue
Archive | 1994
Nobuhiro Hattori; Hisashi Kodama; Sachio Nagamitsu; Tsuneko Okada; 久 児玉; 常子 岡田; 宜弘 服部; 左千男 長光