Network


Latest external collaboration on country level. Dive into details by clicking on the dots.

Hotspot


Dive into the research topics where Jee-Soo Mok is active.

Publication


Featured researches published by Jee-Soo Mok.


Circuit World | 2005

SAVIA, an advanced multi‐layer parallel lamination technique for high density, high performance printed circuit boards

Tae Hoon Kim; Jee-Soo Mok; Chang-Kyu Song; Jun-Heyoung Park; KyungO Kim; Ben Sun; Byung-Youl Min

Purpose – To review a newly developed PCB fabrication process based on a parallel lamination technique.Design/methodology/approach – This paper has been written to introduce the SAVIA process, a new parallel lamination technique for PCB fabrication. The basic concept of the SAVIA process has been described along with the individual process steps and the reliability issues. The advantages of SAVIA process have been also discussed in both economical and technological aspects.Findings – It was found that the parallel lamination technique, a key process for SAVIA, was not only highly flexible and reliable but also a cost‐effective fabrication method for high performance PCB. With the SAVIA process, manufacturing lead‐times can be substantially reduced due to the nature of the parallel processing. It was also confirmed that a highly reliable metal alloy interconnection was created between the core and the adhesive layers during the lamination process. The formed metal alloy contacts showed excellent electrical...


Archive | 2008

Manufacturing method for printed circuit board

Jee-Soo Mok; Jun-Heyoung Park


Archive | 2003

Method of forming solder resist pattern

Jee-Soo Mok; Jang-Kyu Kang; Chang-Hyun Nam


Archive | 2008

CONDUCTIVE PASTE AND PRINTED CIRCUIT BOARD USING THE SAME

Eung-Suek Lee; Seung-Hyun Baik; Young-Jin Kim; Young-Seok Oh; Jae-Boong Choi; Dae-Woo Suh; Je-Gwang Yoo; Chang-Sup Ryu; Jun-Oh Hwang; Jee-Soo Mok


Archive | 2008

Method for manufacturing printed circuit board having embedded component

Jee-Soo Mok; Jun-Heyoung Park; Ki-Hwan Kim; Sung-Yong Kim


Archive | 2007

Package on package with cavity and method for manufacturing thereof

Jee-Soo Mok; Chang-Sup Ryu; Dong-jin Park


Archive | 2004

Method of fabricating PCB in parallel manner

Jee-Soo Mok; Byung-Kook Sun; Chang-Kyu Song; Jun-Heyoung Park; Duck-Young Maeng; Tae Hoon Kim


Archive | 2008

Conductive paste including a carbon nanotube and printed circuit board using the same

Eung-Suek Lee; Je-Gwang Yoo; Chang-Sup Ryu; Jun-Oh Hwang; Tae-Eun Chang; Jee-Soo Mok


Archive | 2003

Parallel multi-layer printed circuit board having improved interconnection and method for manufacturing the same

Jee-Soo Mok; Byung-Kook Sun; Chang-Kyu Song; Geum-Hee Yun; Tae Hoon Kim


Archive | 2008

Printed circuit board using paste bump and manufacturing method thereof

Jee-Soo Mok; Chang-Sup Ryu; Eung-Suek Lee; Youn-Soo Seo; Hee-Bum Shin; Yoong Oh; Byung-Bae Seo; Tae Kyoung Kim; Dong-jin Park

Collaboration


Dive into the Jee-Soo Mok's collaboration.

Top Co-Authors

Avatar

Chang-Sup Ryu

Samsung Electro-Mechanics

View shared research outputs
Top Co-Authors

Avatar

Dong-jin Park

Samsung Electro-Mechanics

View shared research outputs
Top Co-Authors

Avatar

Chang-Kyu Song

Samsung Electro-Mechanics

View shared research outputs
Top Co-Authors

Avatar

Eung-Suek Lee

Samsung Electro-Mechanics

View shared research outputs
Top Co-Authors

Avatar

Byung-Kook Sun

Samsung Electro-Mechanics

View shared research outputs
Top Co-Authors

Avatar
Top Co-Authors

Avatar

Yoong Oh

Samsung Electro-Mechanics

View shared research outputs
Top Co-Authors

Avatar

Byung-Bae Seo

Samsung Electro-Mechanics

View shared research outputs
Top Co-Authors

Avatar

Je-Gwang Yoo

Samsung Electro-Mechanics

View shared research outputs
Researchain Logo
Decentralizing Knowledge