Network


Latest external collaboration on country level. Dive into details by clicking on the dots.

Hotspot


Dive into the research topics where Kiyotaka Seyama is active.

Publication


Featured researches published by Kiyotaka Seyama.


ieee multi chip module conference | 1994

High performance MCM-D technology

Shunichi Kikuchi; Haruhiko Yamamoto; Kiyotaka Seyama; Minoru Hirano; Kiyokazu Moriizumi

FUJITSU has developed an MCM-D technology which uses bare chips on composite thin films for mounting CMOS chips with high density and low cost. The first use of this technology is for the K6000 Series business server. This MCM technology can be applied to a wide range of computers, from workstations to mainframes to reduce costs and improve performance. This paper focuses on the MCM packaging technology, MCM substrate technology, cooling technology and numerical analysis technique.<<ETX>>


Journal of PeriAnesthesia Nursing | 1998

Transcription solder bump technology using the evaporation method

Kiyotaka Seyama; H. Yamamoto; K. Satou; H. Yoshimura; H. Ota; Y. Usui

We have developed a new transcription solder bump (TSB) technology using the evaporation method. We use this method in the current production of micro solder area array bump (/spl mu/SAB) formation with 153 /spl mu/m pitch and on chips with over 8000 bumps. In this method, transcription bumps are formed on a dummy wafer by evaporation using a metal mask. Temporary chips are made by dicing the dummy wafer with evaporated bumps, and then the bumps on the temporary chips are transcribed to real chips. This technology has a high accuracy in terms of bump height of less than 2 /spl mu/m, and bumping yield is greater than 99.99999% per bump. Also, we have developed a restoration technique for solder bumps with high yield and low cost.


Archive | 1996

Heat sink structure for cooling a substrate and an electronic apparatus having such a heat sink structure

Shunichi Kikuchi; Minoru Hirano; Kiyotaka Seyama; Hideaki Yoshimura; Takashi Kanda; Hitoshi Nori


Archive | 1993

Multi-chip module having thermal contacts

Haruo Sorimachi; Kiyotaka Seyama; Makoto Sumiyoshi; Kazuaki Satoh


Archive | 1997

Cooling device for mounting module

Masahiro Suzuki; Junichi Ishimine; Hisashi Kawashima; Keizo Takemura; Kiyotaka Seyama


Archive | 1995

Multi-chip module having a multi-layer circuit board with insulating layers and wiring conductors stacked together

Kiyotaka Seyama; Shunichi Kikuchi; Makoto Sumiyoshi; Naoki Yasuda; Minoru Hirano; Hitoshi Nori


Archive | 2001

Multichip module having chips mounted on upper and under surfaces of a thin film closing an opening formed in a rigid substrate

Kiyotaka Seyama; Hiroshi Yamada; Haruhiko Yamamoto


Archive | 1989

High density printed wiring board

Kiyotaka Seyama


Archive | 1995

MULTILAYER THIN-FILM WIRING BOARD

Kiyokazu Moriizumi; Kiyotaka Seyama


Archive | 1989

Module sealing structure

Kiyokazu Moriizumi; Kyoichiro Kawano; Kiyotaka Seyama

Collaboration


Dive into the Kiyotaka Seyama's collaboration.

Researchain Logo
Decentralizing Knowledge