Network


Latest external collaboration on country level. Dive into details by clicking on the dots.

Hotspot


Dive into the research topics where Mark Owen Maxson is active.

Publication


Featured researches published by Mark Owen Maxson.


Electronics and Power | 1982

Computer system architecture

Giora Biran; Matthew Adam Cushing; Robert Allen Drehmel; Allen James Gavin; Mark E. Kautzman; Jamie R. Kuesel; Ming-i Mark Lin; David A. Luick; James Anthony Marcella; Mark Owen Maxson; Eric O. Mejdrich; Adam J. Muff; Clarence R. Ogilvie; Charles S. Woodruff

A high speed computer processor system has a high speed interface for a graphics processor. A preferred embodiment combines a PowerPC microprocessor called the Giga-Processor Ultralite (GPUL) 110 from International Business Machines Corporation (IBM) with a high speed interface on a multi-chip module.


asia and south pacific design automation conference | 2007

Xbox360 Front Side Bus - A 21.6 GB/s End-to-End Interface Design

David W. Siljenberg; Steve Baumgartner; Tim Buchholtz; Mark Owen Maxson; Trevor Joseph Timpane; Jeff Johnson

With a bandwidth of 21.6 GB/s, the front side bus (FSB) of the Microsoft Xbox360trade is one of the fastest, commercially available front side bus interfaces in the consumer market. This paper explains the end-to-end system approach used in designing the bus that achieved volume production ramp 18 months after design start. The 90 nm SOI-CMOS CPU and 90 nm bulk CMOS GPU designs are described. The chip carrier, circuit board, and signal integrity analyses are described. The design approach used to achieve high volume, low cost, and short development time is explained.


Archive | 2006

Daisy chainable memory chip

Gerald Keith Bartley; Darryl John Becker; Paul Eric Dahlen; Philip Raymond Germann; Andrew Benson Maki; Mark Owen Maxson


Archive | 2003

Via structure for increased wiring on printed wiring boards

Gerald Keith Bartley; Paul Eric Dahlen; Philip Raymond Germann; Andrew Benson Maki; Mark Owen Maxson


Archive | 2008

Capacitance structures for defeating microchip tampering

Gerald Keith Bartley; Darryl John Becker; Paul Eric Dahlen; Philip Raymond Germann; Andrew Benson Maki; Mark Owen Maxson


Archive | 2006

Computer System Having Daisy Chained Memory Chips

Gerald Keith Bartley; Darryl John Becker; Paul Eric Dahlen; Philip Raymond Germann; Andrew Benson Maki; Mark Owen Maxson


Archive | 2009

Digital Data Architecture Employing Redundant Links in a Daisy Chain of Component Modules

Gerald Keith Bartley; Darryl John Becker; John Michael Borkenhagen; Philip Raymond Germann; William Paul Hovis; Mark Owen Maxson


Archive | 2006

Memory Chip Having an Apportionable Data Bus

Gerald Keith Bartley; Darryl John Becker; John Michael Borkenhagen; Paul Eric Dahlen; Philip Raymond Germann; Andrew Benson Maki; Mark Owen Maxson


Archive | 2006

Daisy chained memory system

Gerald Keith Bartley; Darryl John Becker; Paul Eric Dahlen; Philip Raymond Germann; Andrew Benson Maki; Mark Owen Maxson


Archive | 2006

Memory system having self timed daisy chained memory chips

Gerald Keith Bartley; Darryl John Becker; Paul Eric Dahlen; Philip Raymond Germann; Andrew Benson Maki; Mark Owen Maxson

Researchain Logo
Decentralizing Knowledge