Is this you? Create Your Porfile
Avatar

Mikolajick Thomas

Infineon Technologies

Network

Latest external collaboration on country level. Dive into details by clicking on the dots.

Explore More

Hotspot

Dive into the research topics where Mikolajick Thomas is active.

Explore More

Publication

Featured researches published by Mikolajick Thomas.

Archive | 2006

SEMICONDUCTOR MEMORY HAVING CHARGE TRAP MEMORY CELL AND ITS FORMING METHOD

Willer Josef; Mikolajick Thomas; Ludwig Christoph; Schulze Norbert; Kuesters Karl Heinz

Archive | 2006

Verfahren zum Herstellen einer Halbleiterspeichereinrichtung

Kroenke Matthias; Bruchhaus Rainer; Enders Gerhard; Hartner Walter; Mikolajick Thomas; Nagel Nicolas; Roehner Michael

Archive | 2003

Speicherelement für eine Halbleiterspeichereinrichtung

Mikolajick Thomas

Archive | 2008

Chain-FeRAM-Speichereinrichtung

Kroenke Matthias; Bruchhaus Rainer; Enders Gerhard; Hartner Walter; Mikolajick Thomas; Nagel Nicolas; Roehner Michael

Archive | 2006

MULTI-BIT VIRTUAL GROUND NAND MEMORY DEVICE, AND MEMORY DEVICE

Corvin Liaw; Willer Josef; Mikolajick Thomas

Archive | 2003

Semiconductor memory cell for flash memory, has memory gate configuration with multiple gate regions that are spatially separated from each other by insulation region

Mikolajick Thomas

Archive | 2003

Floating gate memory cell for non-volatile information storage, has source/drain configuration, having two source/drain regions permitting access of all floating gates through two common source/drain regions

Mikolajick Thomas

Archive | 2003

Production of a semiconductor device e.g. chain ferroelectric random access memory device comprises forming and/or structuring capacitor arrangements on semiconductor substrate, passivating region and/or surface region

Bruchhaus Rainer; Enders Gerhard; Hartner Walter; Kroenke Matthias; Mikolajick Thomas; Nagel Nicolas; Roehner Michael

Archive | 2003

Charge trapping memory cell for non-volatile information storage, has source/drain and control gate accessing and controlling charge trap gate configuration respectively to store information

Mikolajick Thomas

Archive | 2002

Verfahren zur Herstellung einer integrierten Halbleiterspeicheranordnung

Mikolajick Thomas; Kastner Marcus J

Explore More

Collaboration

Dive into the Mikolajick Thomas's collaboration.

Top Co-Authors
Avatar

Enders Gerhard

Infineon Technologies

View shared research outputs
Top Co-Authors
Avatar

Bruchhaus Rainer

Siemens

View shared research outputs
Top Co-Authors
Avatar

Hartner Walter

Infineon Technologies

View shared research outputs
Top Co-Authors
Avatar

Kroenke Matthias

Infineon Technologies

View shared research outputs
Top Co-Authors
Avatar

Nagel Nicolas

Siemens

View shared research outputs
Top Co-Authors
Avatar

Roehner Michael

Infineon Technologies

View shared research outputs
Top Co-Authors
Avatar

Willer Josef

Infineon Technologies

View shared research outputs
Top Co-Authors
Avatar

Dehm Christine

Infineon Technologies

View shared research outputs
Top Co-Authors
Avatar

Halik Marcus

Infineon Technologies

View shared research outputs
Top Co-Authors
Avatar

Haneder Thomas

Infineon Technologies

View shared research outputs
Explore More
Researchain Logo
Decentralizing Knowledge