Ming-Han Lee
TSMC
Network
Latest external collaboration on country level. Dive into details by clicking on the dots.
Publication
Featured researches published by Ming-Han Lee.
international interconnect technology conference | 2017
Shin-Yi Yang; Ming-Han Lee; Ching-Fu Yeh; Shih-Kang Fu; Yu-Chen Chan; Shau-Lin Shue; Min Cao
As dimension shrinks the volume percent occupied by conventional barrier and liner increases and line resistance (Rs) and via resistance (Rc) increases dramatically. An ultrathin ALD MnN barrier is being evaluated as a single layer barrier for resistance reduction in small structures. >20% and >80% Rs and Rc reduction was demonstrated, while 4× better mean time to failure (MTTF) on the time dependent dielectric breakdown (TDDB) was achieved comparing to conventional barrier/liner. ALD MnN is a potential barrier candidate for future interconnects technology.
international interconnect technology conference | 2016
Yu-Chen Chan; Chao-Hsien Peng; Ming-Han Lee; Shin-Yi Yang; Ching-Fu Yeh; Shau-Lin Shue
In this work, a low-resistance and low-cost PVD-TiZrN barrier is evaluated for BEOL interconnect. Comparing to conventional PVD barrier, comparable Cu barrier and Cu wetting properties are obtained. Moreover, up to 55% of via resistance reduction is achieved, with comparable voltage breakdown performance comparing to conventional one.
international interconnect technology conference | 2015
K. F. Cheng; C. L. Teng; H. Y. Huang; Hsueh-Chung Chen; C.W. Shih; T. H. Liu; Cheng-Hsiung Tsai; C. W. Lu; Y.H. Wu; Hsiang-Huan Lee; Ming-Han Lee; M. H. Hsieh; B. L. Lin; Shang-Yun Hou; Chung-Ju Lee; Hsin-Hsien Lu; Tien-I Bao; Shau-Lin Shue; Chung-Yi Yu
High stresses generated from chip-package interactions (CPI), especially when large die is flip mounted on organic substrate using Pb-free C4 bumps, can easily cause low-k delamination. A novel scheme by applying an elastic material can effectively reduce the transmitted stresses and, thus, resolve the interfacial delamination issue. Along with an optimized chip-package integration solution, a reliable interconnect structure with good electrical performance, has been successfully demonstrated.
international interconnect technology conference | 2012
Y.H. Wu; Ming-Han Lee; Cheng-Hsiung Tsai; Hsiang-Huan Lee; Chung-Ju Lee; Hsin-Hsien Lu; Tien-I Bao; Shau-Lin Shue; Chung-Yi Yu
A novel approach of copper CMP stop layer using uncured extreme low-K was demonstrated to improve the within-wafer Rs uniformity on Cu/extra low-k (XLK) interconnect. This CMP stop layer could be converted into a low dielectric constant film by removing porogen with post CMP treatment, hence its impact on overalls film capacitance is minimized.
Archive | 2007
Chen-Hua Yu; Shau-Lin Shue; Chien-Hsueh Shih; Ming-Shih Yeh; Ming-Han Lee
Archive | 2015
Shin-Yi Yang; Hsi-Wen Tien; Ming-Han Lee; Hsiang-Huan Lee; Shau-Lin Shue
Archive | 2017
Shin-Yi Yang; Ming-Han Lee; Shau-Lin Shue; Tz-Jun Kuo
Archive | 2015
Chao-Hsien Peng; Chi-Liang Kuo; Ming-Han Lee; Hsiang-Huan Lee; Shau-Lin Shue
Archive | 2016
Shin-Yi Yang; Hsiang-Huan Lee; Ming-Han Lee; Hsi-Wen Tien; Shau-Lin Shue
Archive | 2012
Hsiang-Huan Lee; Ming-Han Lee; Ming-Shih Yeh; Chen-Hua Yu; Shau-Lin Shue