Is this you? Create Your Porfile
Avatar

Naoto Ueda

Mitsubishi

Network

Latest external collaboration on country level. Dive into details by clicking on the dots.

Explore More

Hotspot

Dive into the research topics where Naoto Ueda is active.

Explore More

Publication

Featured researches published by Naoto Ueda.

Archive | 1998

Lead frame including frame-cutting slit for lead-on-chip (LOC) semiconductor device and semiconductor device incorporating the lead frame

Yoshihiro Tomita; Naoto Ueda; Yoshirou Nishinaka; Shunichi Abe; Hideyuki Ichiyama

Archive | 1994

Method of making a lead on chip (LOC) semiconductor device

Yoshihiro Tomita; Naoto Ueda; Yoshirou Nishinaka; Shunichi Abe; Hideyuki Ichiyama

Archive | 1992

Method of die bonding semiconductor chip

Naoto Ueda

Archive | 1996

Method of making leadframe for lead-on-chip (LOC) semiconductor device

Yoshihiro Tomita; Naoto Ueda; Yoshirou Nishinaka; Shunichi Abe; Hideyuki Ichiyama

Archive | 1997

Semiconductor module with mounting region for semiconductor element

Yoshihiro Tomita; Naoto Ueda; Tatsuya Hirai

Archive | 1992

Plastics encapsulated semiconductor device - has resin-filled space above element and under parallel plane in which internal wiring is arranged in proximity to surface electrode connections

Ken Yamamura; Naoto Ueda; Kazunari Michii; Hitoshi Fujimoto; Hitoshi Sasaki; Takashi Miyamoto; Kiyoaki Tsumura

Archive | 1993

Semiconductor device with lead-on-chip-structure - has brazing solder material with no moisture absorption, formed on surface of semiconductor component and fixed to support plate

Yoshihiro Tomita; Naoto Ueda; Yoshirou Nishinaka; Shunichi Abe; Hideyuki Ichiyama

Archive | 1991

Joining material, joining method and semiconductor equipment

Shunichi Abe; Katsuyuki Fukutome; Yoshiro Nishinaka; Toshio Takeuchi; Naoto Ueda; 直人 上田; 勝幸 福留; 利夫 竹内; 佳郎 西中; 俊一 阿部

Archive | 1995

Semiconductor device package forming process

Tetsuya Ueda; Kazunari Michii; Yutaka Koyama; Naoto Ueda

Archive | 1992

Halbleitervorrichtung mit LOC-Leiterrahmen und Verfahren zu ihrer Herstellung A semiconductor device having the LOC lead frame and methods for their preparation

Ken Yamamura; Naoto Ueda; Kazunari Michii; Hitoshi Fujimoto; Hitoshi Sasaki; Takashi Miyamoto; Kiyoaki Tsumura

Explore More

Collaboration

Dive into the Naoto Ueda's collaboration.

Top Co-Authors
Avatar

Kazunari Michii

Mitsubishi

View shared research outputs
Top Co-Authors
Avatar

Shunichi Abe

Mitsubishi

View shared research outputs
Top Co-Authors
Avatar

Yoshihiro Tomita

Mitsubishi

View shared research outputs
Top Co-Authors
Avatar

Hideyuki Ichiyama

Mitsubishi

View shared research outputs
Top Co-Authors
Avatar

Hitoshi Fujimoto

Mitsubishi

View shared research outputs
Top Co-Authors
Avatar

Hitoshi Sasaki

Mitsubishi

View shared research outputs
Top Co-Authors
Avatar

Ken Yamamura

Mitsubishi

View shared research outputs
Top Co-Authors
Avatar

Kiyoaki Tsumura

Mitsubishi

View shared research outputs
Top Co-Authors
Avatar

Takashi Miyamoto

Mitsubishi

View shared research outputs
Top Co-Authors
Avatar

Yoshirou Nishinaka

Mitsubishi

View shared research outputs
Explore More
Researchain Logo
Decentralizing Knowledge