Is this you? Create Your Porfile
Avatar

Norman J. Rasmussen

Intel

Network

Latest external collaboration on country level. Dive into details by clicking on the dots.

Explore More

Hotspot

Dive into the research topics where Norman J. Rasmussen is active.

Explore More

Publication

Featured researches published by Norman J. Rasmussen.

Archive | 1997

Method and apparartus for sharing a signal line between agents

Peter D. MacWilliams; Norman J. Rasmussen; Nicholas D. Wade; William S. Wu

Archive | 1992

Bus arbitration with master unit controlling bus and locking a slave unit that can relinquish bus for other masters while maintaining lock on slave unit

Bruce Young; Dave Carson; Norman J. Rasmussen; Stephen A. Fischer; Jeffrey L. Rabe

Archive | 1997

Adaptively generating timing signals for access to various memory devices based on stored profiles

James F. Bertone; Bruno DiPlacido; Thomas F. Joyce; Martin Massucci; Lance J. McNally; Thomas L. Murray; Chester M. Nibby; Michelle A. Pence; Marc Sanfacon; Jian-Kuo Shen; Jeffrey S. Somers; G. Lewis Steiner; William S. Wu; Norman J. Rasmussen; Suresh K. Marisetty; Puthiya K. Nizar

Archive | 1997

Bus bridge for responding to received first write command by storing data and for responding to received second write command by transferring the stored data

Bruce Young; Norman J. Rasmussen

Archive | 1995

Scalable cache attributes for an input/output bus

Peter D. MacWilliams; Norman J. Rasmussen; Nicholas D. Wade; William S. Wu

Archive | 2001

Apparatus and method for dedicated interconnection over a shared external bus

Norman J. Rasmussen; Brad W. Hosler; Darren L. Abramson; Michael J. McTague

Archive | 2001

High-throughput interface between a system memory controller and a peripheral device

Norman J. Rasmussen; William S. Wu

Archive | 1996

High-throughput interconnect having pipelined and non-pipelined bus transaction modes

Norman J. Rasmussen; Gary A. Solomon; David G. Carson; George R. Hayek; Brent S. Baxter; Colyn Case

Archive | 1995

Locking protocol for peripheral component interconnect utilizing master device maintaining assertion of lock signal after relinquishing control of bus such that slave device remains locked

Dave Carson; Bruce Young; Norman J. Rasmussen; Stephen A. Fischer; Jeffrey L. Rabe

Archive | 1997

Data consistency across a bus transactions that impose ordering constraints

Charles B. Guy; Bruce Young; Norman J. Rasmussen

Explore More

Collaboration

Dive into the Norman J. Rasmussen's collaboration.

Top Co-Authors
Avatar

Bruce Young

Intel

View shared research outputs
Top Co-Authors
Avatar

William S. Wu

Intel

View shared research outputs
Top Co-Authors
Avatar

Dave Carson

Intel

View shared research outputs
Top Co-Authors
Avatar

Jeffrey L. Rabe

Intel

View shared research outputs
Top Co-Authors
Avatar

Peter D. MacWilliams

Intel

View shared research outputs
Top Co-Authors
Avatar

Stephen A. Fischer

Intel

View shared research outputs
Top Co-Authors
Avatar

Brad W. Hosler

Intel

View shared research outputs
Top Co-Authors
Avatar

Darren L. Abramson

Intel

View shared research outputs
Top Co-Authors
Avatar

Gary A. Solomon

Intel

View shared research outputs
Top Co-Authors
Avatar

Michael J. McTague

Intel

View shared research outputs
Explore More
Researchain Logo
Decentralizing Knowledge