Network


Latest external collaboration on country level. Dive into details by clicking on the dots.

Hotspot


Dive into the research topics where Paul Louis Garbarino is active.

Publication


Featured researches published by Paul Louis Garbarino.


IEEE Transactions on Instrumentation and Measurement | 1971

New Method of Monitoring Junction Temperature

Paul Louis Garbarino

A variation of the pulse method of junction temperature measurement is presented. The new technique allows the junction temperature of diodes and transistors under stress test to be monitored by a simple procedure. An expression for correcting junction to case thermal resistances, obtained via the steady-state h rb method, for nonthermal effects is derived. Both of these ideas are illustrated by an example.


Archive | 1981

FET Memory cell structure and process

Joseph J. Fatula; Paul Louis Garbarino


Microelectronics Reliability | 1986

Testing method and structure for leakage current characterization in the manufacture of dynamic RAM cells

Satya N. Chakravarti; Paul Louis Garbarino; Donald Abram Miller


Archive | 1980

Method for making an electrical contact to a silicon substrate through a relatively thin layer of silicon dioxide on the surface of the substrate

Robert Forbell Bartholomew; Paul Louis Garbarino; James R. Gardiner; Martin Revitz; Joseph F. Shepard


Archive | 1978

Method for forming semiconductor structure with improved isolation between two layers of polycrystalline silicon

Paul Louis Garbarino; Stanley R. Makarewicz; Joseph F. Shepard


Archive | 1978

Making semiconductor structure with improved phosphosilicate glass isolation

Paul Louis Garbarino; Martin Revitz; Joseph F. Shepard


Archive | 1981

Method of making dense vertical FET's

Joseph J. Fatula; Paul Louis Garbarino; Joseph F. Shepard


Archive | 1980

Borderless diffusion contact process and structure

Robert Charles Dockerty; Paul Louis Garbarino


Archive | 1982

Dense vertical fet and method of making

Joseph J. Fatula; Paul Louis Garbarino; Joseph F. Shepard


Archive | 1981

METHOD FOR MAKING AN ELECTRICAL CONTACT TO A SILICON SUBSTRATE THROUGH A RELATIVELY THIN LAYER OF SILICON DIOXIDE ON THE SURFACE OF THE SUBSTRATE AND METHOD FOR MAKING A FIELD EFFECT TRANSISTOR

Robert Forbell Bartholomew; Paul Louis Garbarino; James R. Gardiner; Martin Revitz; Joseph F. Shepard

Researchain Logo
Decentralizing Knowledge