Network


Latest external collaboration on country level. Dive into details by clicking on the dots.

Hotspot


Dive into the research topics where Rajendran Nair is active.

Publication


Featured researches published by Rajendran Nair.


international solid-state circuits conference | 2002

1.1 V 1 GHz communications router with on-chip body bias in 150 nm CMOS

Siva G. Narendra; M. Haycock; V. Govindarajulu; Vasantha Erraguntla; Howard Wilson; Sriram R. Vangal; Amaresh Pangal; E. Seligman; Rajendran Nair; Ali Portland Keshavarzi; Bradley Bloechel; Gregory E. Dermer; R. Mooney; Nitin Borkar; S. Borkar; Vivek De

A router chip, that incorporates on-chip forward body biasing capability with 2% area overhead, achieves 1 GHz operation at 1.1 V supply in a 150 nm logic technology, compared to 1.25 V required for the original design having no body bias. Switching power is 23% less and chip leakage is reduced by 3.5/spl times/ in standby mode by withdrawing forward bias.


symposium on vlsi circuits | 2002

Effectiveness of adaptive supply voltage and body bias for reducing impact of parameter variations in low power and high performance microprocessors

J. Tschanz; Siva G. Narendra; Rajendran Nair; Vivek De

Test chip measurements show that adaptive V/sub CC/ is useful for reducing impacts of parameter variations on frequency, active power and leakage power of microprocessors. Using adaptive V/sub CC/ together with adaptive V/sub BS/ or WID-V/sub BS/ is much more effective than using any of them individually.


Archive | 2001

FERROELECTRIC MEMORY AND METHOD FOR READING THE SAME

Rajendran Nair; David GenLong Chow


Archive | 1999

Decoupling capacitors for thin gate oxides

Ali Keshavarzi; Vivek De; Tanay Karnik; Rajendran Nair


Archive | 1999

ADAPTIVE BODY BIASING CIRCUIT AND METHOD

James T. Kao; Vivek De; Siva G. Narendra; Rajendran Nair


Archive | 2000

Method for automatic duty cycle control using adaptive body bias control

Rajendran Nair; Chantal Wright


Archive | 1998

High speed readout architecture for analog storage arrays

Rajendran Nair; Mark A. Beiley; Morteza Afghahi


Archive | 2000

Duty cycle control loop

Rajendran Nair; Chantal Wright; Stephen R. Mooney; Siva G. Narendra


Archive | 2000

Differential delay cell with common delay control and power supply

Rajendran Nair; Stephen R. Mooney


Archive | 2000

Complementary input self-biased differential amplifier with gain compensation

Joseph T. Kennedy; Stephen R. Mooney; Aaron K. Martin; Rajendran Nair

Researchain Logo
Decentralizing Knowledge