Sang-Hoon Chai
Hoseo University
Network
Latest external collaboration on country level. Dive into details by clicking on the dots.
Publication
Featured researches published by Sang-Hoon Chai.
Materials Letters | 2002
Jwayeon Kim; Eui-Jung Yun; Jaekeun Yu; Kyeongsoon Park; Sang-Hoon Chai; Jungsung Yang; Sangwook Choi
Abstract The properties of InAs epilayer grown on (001) InP substrates (oriented 2° off (001) toward the [110] direction) using meta-organic chemical-vapor deposition (MOCVD) are reported. The epilayer of 17 nm thickness grown at 405 °C showed three kinds of misfit dislocation arrays. Their Burgers vectors in all cases were of the form a/2〈101〉 inclined 45° to the interface. Upon annealing 600, 140 and 220 nm InAs epilayers at 660 °C, most misfit dislocations became Lomer-type oriented exactly along the 〈110〉 direction. Average distance between misfit dislocations at early stage of growth was inversely proportional to the InAs thickness. This phenomena was interpreted to the relationship between the dislocation interaction energy and residual InAs epilayer strain energy.
international soc design conference | 2016
Dong-Shik Kim; Won-Sang Yoon; Sang-Hoon Chai
A wideband frequency synthesizer has been designed and fabricated to generate 780MHz(China), 868MHz(Europe), and 915MHz(Korea, North America) of three bands at the same time. It will be applied in the IEEE 802.15.4g SUN system. Measurement results show the frequency synthesizer has wide bandwidth of 1527~2020MHz(about 27.8% of center frequency) and low phase noise characteristics of -98.63dBc/Hz at 100KHz offset, -122.05dBc/Hz at 1MHz offset.
2010 International Conference on Advances in Energy Engineering | 2010
Se-Ho Moon; Minhyeon Gweon; Byeongho Kim; Hogil Kim; Sang-Hoon Chai
We have developed ethylene carbonate recycling process and system for chemical reduction and energy saving on photo-resist stripping and cleaning process, which will be a core process technology to get high performance and low price in semiconductor or FPD fabrications. Using this novel technology it is possible for the semiconductor wafer and FPD planer to process with low cost, and also there will be improvement of environmental pollution.
Journal of the Institute of Electronics Engineers of Korea | 2014
Dong-Shik Kim; Sang-Hoon Chai
Journal of the Institute of Electronics Engineers of Korea | 2012
Hogil Kim; Sang-Hoon Chai
international soc design conference | 2017
Dong-Shik Kim; Won-Sang Yoon; Sang-Hoon Chai
Journal of the Institute of Electronics Engineers of Korea | 2016
Dong-Shik Kim; Won-Sang Yoon; Sang-Hoon Chai; Hoyong Kang
Journal of Korean Institute of Information Technology | 2016
Dong-Shik Kim; Sang-Hoon Chai; Won-Sang Yoon
Journal of the Institute of Electronics Engineers of Korea | 2014
Young-Su Son; Sang-Yong Ham; Sang-Hoon Chai
Journal of the Institute of Electronics Engineers of Korea | 2013
Dong-Shik Kim; Sang-Hoon Chai