Network


Latest external collaboration on country level. Dive into details by clicking on the dots.

Hotspot


Dive into the research topics where Seiichi Nakatani is active.

Publication


Featured researches published by Seiichi Nakatani.


Proceedings. Japan IEMT Symposium, Sixth IEEE/CHMT International Electronic Manufacturing Technology Symposium | 1989

Co-fireable copper multilayered ceramic substrates

Yasuyuki Baba; Kenji Higashiyama; Shigetoshi Segawa; Toru Ishida; Seiichi Nakatani

The authors discuss the manufacture of co-fireable copper multilayered ceramic substrates utilizing green-tape technology. The substrates were manufactured using an oxidation-reduction reaction, employing CuO paste as an inner-layer conductor. Two types of substrate materials were developed, a crystallizable glass that has good flexural strength, and an amorphous glass which has a low dielectric constant. The burnout process is performed in air. The reduction process is carried out in a nitrogen atmosphere containing 10% hydrogen in which copper oxide is reduced into copper, and sintering is performed in the nitrogen. Low impedance, migration resistance, and low cost have resulted from the use of a Cu conductor.<<ETX>>


japan international electronic manufacturing technology symposium | 1993

Development Of Zero X-y Shrinkage Sintered Ceramic Substrate

Hidenobu Nishikawa; Manabu Tasaki; Seiichi Nakatani; Yasuhiko Hakotani; Minehiro Itagaki

Studies of multilayered ceramic substrate are made briskly ,which makes it possible to design wiring patterns high densely and to mount bare IC chips. The multilayered cbramic substrate is expected for effectiveness for high functional, downsizing and confidential devices. In order to realize high density ceramic Multi-Chip-Module (MCM), multilayered ceramic substrate is required to satisfy demands for fine patterning, small packaging and low cost, Especially, sintering shrinkage of a substrate should be. controlled for fine patteming. Generally, the ceramic substrate undergoes its shrinkage of 10 to 15% and the shrinkage error is *OS%, so the substrate is not suitable for mounting bare IC chips. On considering of such problem, zero X-Y shrinkage sintered ceramic substrate (ZSS) has been developed by the conventional green sheet method, which arranges substrate green sheets between two no-shrinkage sheets, horizontal shrinkage during sintering is prevented to 0.18, and the shrinkage error i s f 0.05%. In this paper, we will report a material, process for prohibiting the horizontal shrinkage and properties of ZSS. .


international electronics manufacturing technology symposium | 1998

A new composite substrate with high thermal conductivity for power modules

Koichi Hirano; Seiichi Nakatani; Hiroyuki Handa; Hideki Takehara

Recently, it has become more important to take the thermal dispersion of circuit boards into account. We have developed a new composite substrate with high thermal conductivity (HTC-CS) which is suitable for power modules. The main points of development of the substrate are: (1) newly developed composite materials with high thermal conductivity; (2) use of the lead frame (L/F) as a conductive layer; (3) use of thermally conductive sheets (TCSs) and realization of a simple procedure. Alumina and epoxy resin were mixed to make a slurry and were made into sheets by the doctor blade method. The sheet (TCS) was flexible while the resin was not hardened. The TCS was laid on the L/F and heated under pressure. The TCS moved into the gaps in the L/F patterns and the surface became flat; simultaneously, the resin in the TCS hardened to produce a rigid substrate. The substrate thermal conductivity was above 5 W/mK. The substrate was applied to intelligent power modules (IPM). These IPMs showed good reliability. In addition, it is simple to insert a shield layer in the substrate using the TCS procedure, and the substrate has high noise stability.


Archive | 2009

PRINTED CIRCUIT BOARD AND METHOD OF MANUFACTURING THE SAME

Akihito Hatakeyama; Seiichi Nakatani; Kouji Kawakita; Hiroshi Sogou; Tatsuo Ogawa; Tamao Kojima


Archive | 2005

Component built-in module and method for producing the same

Seiichi Nakatani; Yasuhiro Sugaya; Toshiyuki Asahi; Shingo Komatsu


Archive | 1998

Circuit component built-in module and method for producing the same

Seiichi Nakatani; Kouichi Hirano


Archive | 2004

Circuit component built-in module with embedded semiconductor chip and method of manufacturing

Yasuhiro Sugaya; Toshiyuki Asahi; Shingo Komatsu; Yoshiyuki Yamamoto; Seiichi Nakatani; Satoru Yuhaku; Kazuo Ohtani


Archive | 2000

Circuit component built-in module, radio device having the same, and method for producing the same

Yasuhiro Sugaya; Koichi Hirano; Seiichi Nakatani; Yasuyuki Matsuoka; Satoru Yuuhaku; Toshiyuki Asahi


Archive | 1994

Connecting member of a circuit substrate and method of manufacturing multilayer circuit substrates by using the same

Seiichi Nakatani; Akihito Hatakeyama; Kouji Kawakita; Hiroshii Sogou; Tatsuo Ogawa; Tamao Kojima


Archive | 2001

Module with built-in electronic elements and method of manufacture thereof

Seiichi Nakatani; Yoshihiro Bessho; Yasuhiro Sugaya; Keiji Onishi

Collaboration


Dive into the Seiichi Nakatani's collaboration.

Researchain Logo
Decentralizing Knowledge