Network


Latest external collaboration on country level. Dive into details by clicking on the dots.

Hotspot


Dive into the research topics where Sung-Won Yoo is active.

Publication


Featured researches published by Sung-Won Yoo.


IEEE Electron Device Letters | 2012

Effect of Temperature and Humidity on

Chang-Hee Kim; Sung-Won Yoo; Dong-Woo Nam; Sunae Seo; Jong-Ho Lee

Graphene was used for a sensing part of bottom-gate field-effect transistor (FET)-type gas sensors, and the sensing performance of the sensors was studied. We investigated the effect of temperature (<i>T</i>) and relative humidity on the gas sensitivity of bottom-gate graphene FETs prepared by the inductively coupled plasma chemical vapor deposition method. The conductivity change of graphene exposed to nitrogen oxide (NO<sub>2</sub>) and ammonia (NH<sub>3</sub>) was increased with increasing temperature and humidity. For NO<sub>2</sub> gas, the graphene FET shows increasing <i>ID</i> with increasing <i>T</i> and also increasing <i>ID</i> with increasing humidity. However, the FET shows an opposite trend with the <i>T</i> and humidity for NH<sub>3</sub> gas.


IEEE Transactions on Electron Devices | 2013

\hbox{NO}_{2}

Sung-Won Yoo; Young-Hwan Son; Hyungcheol Shin

In this brief, we investigated random telegraph noise (RTN) in the gate-induced drain leakage (GIDL) current of a MOSFET. Using the resulting RTN measurement data, the capture cross section (σ<i>c</i>) of the trap was extracted, and a more accurate σ<i>c</i> model was introduced. The bias dependence of σ<i>c</i> was then analyzed.


Japanese Journal of Applied Physics | 2015

and

Joonha Shin; Sangbin Jeon; Hyunsuk Kim; Sung-Won Yoo

In this paper, we analyzed the amplitude of variable junction leakage currents caused by the interaction between two interface states in MOS transistors. For the first time, an analytical equation for the ratio between the junction leakage current before and after electron capture into the slow state was derived with consideration of both the change in the capture cross-section and the electric field. Also, the correct equation for the electric field after electron trapping was derived and used. The distance between the two interface states was extracted from the equation and measurement data. The extracted distance was interpreted under the framework of the inter-atomic distance in the silicon lattice structure at the Si/SiO2 interface.


Journal of Semiconductor Technology and Science | 2016

\hbox{NH}_{3}

Sung-Won Yoo; Hyun-Suk Kim; Myounggon Kang; Hyungcheol Shin

The analyses on self-heating effect in 7 nm node non-rectangular Bulk FinFET device were performed using 3D device simulation with consideration to contact via and pad. From selfheating effect simulation, the position where the maximum lattice temperature occurs in Bulk FinFET device was investigated. Through the comparison of thermal resistance at each node, main heat transfer path in Bulk FinFET device can be determined. Selfheating effect with device parameter and operation temperature was also analyzed and compared. In addition, the impact of interconnects which are connected between the device on self-heating effect was investigated.


Journal of Nanoscience and Nanotechnology | 2016

Gas Sensitivity of Bottom-Gate Graphene FETs Prepared by ICP-CVD

Yongho Seo; Sung-Won Yoo; J Shin; Hyunsook Kim; Seokwoo Jeon; Hyun-Jae Shin

This paper presents an analysis of the Random Telegraph Noise (RTN) of the Gate-Induced Drain Leakage (GIDL) of a Metal Oxide Semiconductor Field Effect Transistor (MOSFET). The RTN data that was measured and analytical equations are used to extract the values of the parameters for the vertical distance of the oxide trap from the interface and of the energy level of the interface trap. These values and equations allow for the distance r between the interface trap and the oxide trap to be extracted. For the first time, the accurate field enhancement factor γ(F), which depends on the magnitude of the electric field at the Si/SiO2 interface, was used to calculate the current ratio before and after the electron trapping, and the value extracted for r is completely different depending on the enhancement factor that is used.


ieee silicon nanoelectronics workshop | 2014

Capture Cross Section of Traps Causing Random Telegraph Noise in Gate-Induced Drain Leakage Current

Youngsoo Seo; Duckseoung Kang; Sung-Won Yoo; Dogyun Son; Hyungcheol Shin

Mixed mode TCAD simulation using hydrodynamic transport model was performed for SRAM cell composed of 90Å silicon Bulk-FinFET. In case of worst-case trapping combination in SRAM and at high temperature (375K), read static noise margin (RSNM) is reduced by 16.1% compared to the case with empty trap and at 300K. In addition, regarding statistical variability including work function variation (WFV), random dopant fluctuation (RDF), and line-edge roughness (LER), minimum operation voltage of SRAM is about 0.36 V when minimum RSNM is 20 mV.


ieee silicon nanoelectronics workshop | 2014

Analysis on the variable junction leakage in MOS transistors due to interaction between two traps

Dogyun Son; Duckseoung Kang; Sung-Won Yoo; Youngsoo Seo; Hyungcheol Shin

In this paper, we investigate the impact of line edge roughness (LER) combined with random telegraph noise (RTN) induced by carrier trapping on threshold voltage and stability of SRAM cells with 70 Å nanowire FETs. It is found that LER combined with RTN boosts VT fluctuation more than the case with the single noise source. Its effect can limit aggressive scaling seriously.


ieee international nanoelectronics conference | 2013

Analysis on Self-Heating Effect in 7 nm Node Bulk FinFET Device

Seulki Park; Sung-Won Yoo; Hyungcheol Shin

In this paper, we measured four-level Random Telegraph Noise (RTN) in Gate Induced Drain Leakage (GIDL) current of Metal Oxide Semiconductor Field Effect Transistor (MOSFET). Using RTN measurement data, we extracted fundamental parameters of each trap, such as the trap depth (x<sub>T</sub>) and energy level (E<sub>Cox</sub>-E<sub>T</sub>). To correctly interpret capture and emission process, capture cross section (σ<sub>c</sub>) of the traps was extracted by applying more accurate capture cross section model and bias dependence of σ<sub>c</sub> was analyzed using potential barrier lowering.


Solid-state Electronics | 2014

Extraction of Distance Between Interface Trap and Oxide Trap from Random Telegraph Noise in Gate-Induced Drain Leakage.

Quan Nguyen Gia; Sung-Won Yoo; Hyunseul Lee; Hyungcheol Shin


Journal of Nanoscience and Nanotechnology | 2016

Minimum operation voltage of 6T-SRAM cell composed of 90Å bulk-FinFET considering oxide trap, high temperature, and variability

Sung-Won Yoo; Young-Soo Seo; Dogyun Son; Hyungcheol Shin

Collaboration


Dive into the Sung-Won Yoo's collaboration.

Top Co-Authors

Avatar

Hyungcheol Shin

Seoul National University

View shared research outputs
Top Co-Authors

Avatar

Youngsoo Seo

Seoul National University

View shared research outputs
Top Co-Authors

Avatar

Dogyun Son

Seoul National University

View shared research outputs
Top Co-Authors

Avatar

Duckseoung Kang

Seoul National University

View shared research outputs
Top Co-Authors

Avatar

Hyunsuk Kim

Seoul National University

View shared research outputs
Top Co-Authors

Avatar

Sangbin Jeon

Seoul National University

View shared research outputs
Top Co-Authors

Avatar

Chang-Hee Kim

Seoul National University

View shared research outputs
Top Co-Authors

Avatar
Top Co-Authors

Avatar

Dong-Woo Nam

Seoul National University

View shared research outputs
Top Co-Authors

Avatar

Hyun-Jae Shin

Korea Research Institute of Bioscience and Biotechnology

View shared research outputs
Researchain Logo
Decentralizing Knowledge