Is this you? Create Your Porfile
Avatar

Theodoros E. Anemikos

IBM

Network

Latest external collaboration on country level. Dive into details by clicking on the dots.

Explore More

Hotspot

Dive into the research topics where Theodoros E. Anemikos is active.

Explore More

Publication

Featured researches published by Theodoros E. Anemikos.

Archive | 2008

Radio Frequency Identification (RFID) Based Authentication System and Methodology

Theodoros E. Anemikos; Shawn P. Fetterolf; Adam J. McPadden

Archive | 2008

Radio frequency identification (RFID) based authentication methodology using standard and private frequency RFID tags

Theodoros E. Anemikos; Shawn P. Fetterolf; Adam J. McPadden

Archive | 2008

METHOD TO OPTIMIZE POWER BY TUNING THE SELECTIVE VOLTAGE BINNING CUT POINT

Theodoros E. Anemikos; Jeanne P. Bickford; Laura S. Chadwick; Susan K. Lichtensteiger; Anthony D. Polson

Archive | 2011

PRODUCT PERFORMANCE TEST BINNING

Theodoros E. Anemikos; Jeanne P. Bickford; Nazmul Habib; Susan K. Lichtensteiger

Archive | 2008

SYSTEM AND METHOD TO OPTIMIZE SEMICONDUCTOR POWER BY INTEGRATION OF PHYSICAL DESIGN TIMING AND PRODUCT PERFORMANCE MEASUREMENTS

Theodoros E. Anemikos; Jeanne P. Bickford; Laura S. Chadwick; Susan K. Lichtensteiger; Anthony D. Polson

Archive | 2008

Method of optimizing power usage of an integrated circuit design by tuning selective voltage binning cut point

Theodoros E. Anemikos; Jeanne P. Bickford; Laura S. Chadwick; Susan K. Lichtensteiger; Anthony D. Polson

Archive | 2008

Integrated Circuit Chip Design Flow Methodology Including Insertion of On-Chip or Scribe Line Wireless Process Monitoring and Feedback Circuitry

Theodoros E. Anemikos; Ezra D. B. Hall; Sebastian T. Ventrone

Archive | 2012

ON-GOING RELIABILITY MONITORING OF INTEGRATED CIRCUIT CHIPS IN THE FIELD

Theodoros E. Anemikos; Douglas S. Dewey; Pascal A. Nsame; Anthony D. Polson

Archive | 2012

RELIABILITY TEST SCREEN OPTIMIZATION

Theodoros E. Anemikos; Jeanne P. Bickford; Douglas S. Dewey; Ernest A. Viau

Archive | 2008

Design structure for monitoring cross chip delay variation on a semiconductor device

Anthony D. Polson; David E. Lackey; Theodoros E. Anemikos; Laura S. Chadwick

Explore More

Collaboration

Dive into the Theodoros E. Anemikos's collaboration.

Top Co-Authors
Avatar

Anthony D. Polson

IBM

View shared research outputs
Top Co-Authors
Avatar

Jeanne P. Bickford

IBM

View shared research outputs
Top Co-Authors
Avatar

Laura S. Chadwick

IBM

View shared research outputs
Top Co-Authors
Avatar

Susan K. Lichtensteiger

IBM

View shared research outputs
Top Co-Authors
Avatar

Adam J. McPadden

IBM

View shared research outputs
Top Co-Authors
Avatar

Douglas S. Dewey

IBM

View shared research outputs
Top Co-Authors
Avatar

Ezra D. B. Hall

IBM

View shared research outputs
Top Co-Authors
Avatar

Michael R. Ouellette

IBM

View shared research outputs
Top Co-Authors
Avatar

Sebastian T. Ventrone

IBM

View shared research outputs
Top Co-Authors
Avatar

Shawn P. Fetterolf

IBM

View shared research outputs
Explore More
Researchain Logo
Decentralizing Knowledge