Tod D. Wolf

Network

Latest external collaboration on country level. Dive into details by clicking on the dots.

Explore More

Hotspot

Dive into the research topics where Tod D. Wolf is active.

Explore More

Publication

Featured researches published by Tod D. Wolf.

international conference on vlsi design | 2004

Sanjive Agarwala; Paul Wiley; Arjun Rajagopal; Anthony M. Hill; Raguram Damodaran; Lewis Nardini; Timothy D. Anderson; Steven Mullinnix; Jose Luis Flores; Heping Yue; Abhijeet Ashok Chachad; John Apostol; Kyle Castille; Usha Narasimha; Tod D. Wolf; N. S. Nagaraj; Manjeri Krishnan; Luong Nguyen; Todd Kroeger; Michael Gill; Peter Groves; Bill Webster; Joel J. Graber; Christine Karlovich

The 800MHz System-on-Chip implements the C64x VLIW DSP VelociTI.2/spl trade/ Architecture and delivers 6400 MIPS, 3200 16-bit MMACs, 6400 8-bit MMACs at 0.17 mW/MMAC (8 bit). The chip is implemented in state of the art 90 nm CMOS technology with 7-layer copper metalization. The core dissipates 1080 mW at 800 MHz, 1.2V. The system-on-chip is targeted for high performance wireless infrastructure application. It has an 8-way VLIW DSP core, a 2-level memory system, and an I/O bandwidth of 3.2GB/s.

custom integrated circuits conference | 2002

Tod D. Wolf; Dale E. Hocevar; Alan Gatherer; Patrick Geremia; Armelle Laine

A 1.2 V 600 MHz 4800 MIPS DSP is a solution for baseband processing in 3G base stations. It is based upon a partitioning of the workload between a DSP core and two flexible forward error correction coprocessors. This allows the DSP to handle a larger number of channels and/or to incorporate advanced algorithms.

Archive | 1999