Network


Latest external collaboration on country level. Dive into details by clicking on the dots.

Hotspot


Dive into the research topics where Tomoko Ogura is active.

Publication


Featured researches published by Tomoko Ogura.


computational systems bioinformatics | 2004

Twin MONOS: a nitride based dual bit flash memory

Seiki Ogura; Tomoya Saito; Kimihiro Satoh; Yoshitaka Baba; Nori Ogura; Koji Shimeno; Tomoko Ogura

Twin MONOS is a CMOS-based dual bit nitride storage flash memory technology which offers low cost, high performance and low power.


Journal of Nanoelectronics and Optoelectronics | 2010

Silicon Nanowire Transistors for Implementing an Field Programmable Gate Array Architecture with Scan Chain

Ahmet Bindal; Tomoko Ogura; Nori Ogura; Sotoudeh Hamedi-Hagh

This study presents a Field Programmable Gate Array (FPGA) architecture that uses vertical, undoped silicon nanowire transistors with metal gates and utilizes scan chain approach to minimize wiring channels. The study starts with a brief description of the nanowire transistor, its SPICE model with RC parasitics, and continues with an in-depth analysis of circuit performance and power dissipation of CMOS nano-circuits used in this particular FPGA architecture. The device design cycle optimizes both the NMOS and PMOS nanowire transistors for minimal dynamic power dissipation. Each transistor is modeled using BSIMSOI; parasitic resistance and capacitance values are extracted for SPICE simulations. FPGA is composed of cluster blocks, each of which contains three 4-input Look-Up-Tables (4-LUT). Each 4-LUT can be programmed to implement either combinatorial logic or state machine. Scan chains are used to program a specific logic function for each 4-LUT, to define data-paths in a cluster and between clusters and to reduce wiring channels. Inter-cluster communication is established by an 8-bit wide data bus and 4 shared switch boxes placed at each corner of a cluster. Worst-case propagation delay for a 4-LUT is 20.8 ps from its clock input to its output; the worst-case inter-cluster wire delay is 4.8 ps between 2 diagonally adjacent clusters and 11.2 ps between 2 diagonal clusters placed at 4 cluster lengths away. Worst-case dynamic power dissipation of a 4-LUT is 2.8 μW if there is no overlap between selector inputs to a 4-LUT and increases by 60 nW/ns of overlap at 10 GHz. FPGA layout contains silicon nanowire transistors placed in a fabric matrix where each NMOS (PMOS) transistor has 4 neighboring PMOS (NMOS) transistors and occupies approximately 0.16 cm 2 .


Archive | 1999

Process for making and programming and operating a dual-bit multi-level ballistic flash memory

Seiki Ogura; Tomoko Ogura


Archive | 1999

Integration method for sidewall split gate monos transistor

Seiki Ogura; Yutaka Hayashi; Tomoko Ogura


Archive | 2003

Twin NAND device structure, array operations and fabrication method

Seiki Ogura; Tomoko Ogura; Tomoya Saito; Kimihiro Satoh


Archive | 2001

Usage of word voltage assistance in twin MONOS cell during program and erase

Seiki Ogura; Tomoko Ogura; Tomoya Saito


Archive | 2003

Fast program to program verify method

Seiki Ogura; Tomoko Ogura; Nori Ogura


Archive | 2002

Twin MONOS memory cell usage for wide program

Seiki Ogura; Tomoko Ogura


Archive | 2004

Stitch and select implementation in twin MONOS array

Tomoko Ogura; Tomoya Saito; Seiki Ogura; Kimihiro Satoh


Archive | 2010

Trap-charge non-volatile switch connector for programmable logic

Tomoko Ogura; Seiki Ogura; Nori Ogura

Collaboration


Dive into the Tomoko Ogura's collaboration.

Top Co-Authors

Avatar
Top Co-Authors

Avatar

Ahmet Bindal

San Jose State University

View shared research outputs
Top Co-Authors

Avatar
Researchain Logo
Decentralizing Knowledge