Xuan Sang Nguyen
Singapore–MIT alliance
Network
Latest external collaboration on country level. Dive into details by clicking on the dots.
Publication
Featured researches published by Xuan Sang Nguyen.
Applied Physics Letters | 2015
Xuan Sang Nguyen; K. Lin; Z. Zhang; Brian M. McSkimming; A. R. Arehart; James S. Speck; S. A. Ringel; Eugene A. Fitzgerald; S. J. Chua
We report on the identification of a deep level trap centre which contributes to generation-recombination noise. A n-GaN epilayer, grown by MOCVD on sapphire, was measured by deep level transient spectroscopy (DLTS) and noise spectroscopy. DLTS found 3 well documented deep levels at Ecu2009−u20090.26u2009eV, Ecu2009−u20090.59u2009eV, and Ecu2009−u20090.71u2009eV. The noise spectroscopy identified a generation recombination centre at Ecu2009−u20090.65u2009±u20090.1u2009eV with a recombination lifetime of 65 μs at 300u2009K. This level is considered to be the same as the one at Ecu2009−u20090.59u2009eV measured from DLTS, as they have similar trap densities and capture cross section. This result shows that some deep levels contribute to noise generation in GaN materials.
AIP Advances | 2016
David Kohen; Xuan Sang Nguyen; Sachin Yadav; Annie Kumar; Riko I. Made; Christopher Heidelberger; Xiao Gong; Kwang Hong Lee; Kenneth Eng Kian Lee; Yee Chia Yeo; Soon Fatt Yoon; Eugene A. Fitzgerald
We report on the growth of an In0.30Ga0.70As channel high-electron mobility transistor (HEMT) on a 200 mm silicon wafer by metal organic vapor phase epitaxy. By using a 3 μm thick buffer comprising a Ge layer, a GaAs layer and an InAlAs compositionally graded strain relaxing buffer, we achieve threading dislocation density of (1.0 ± 0.3) × 107 cm−2 with a surface roughness of 10 nm RMS. No phase separation was observed during the InAlAs compositionally graded buffer layer growth. 1.4 μm long channel length transistors are fabricated from the wafer with IDS of 70 μA/μm and gm of above 60 μS/μm, demonstrating the high quality of the grown materials.
Japanese Journal of Applied Physics | 2016
Xuan Sang Nguyen; Xuan Long Goh; Li Zhang; Zeng Zhang; A. R. Arehart; S. A. Ringel; Eugene A. Fitzgerald; S. J. Chua
Deep level traps present in GaN LED grown on 8 in. Si substrate were revealed by deep level transient spectroscopy (DLTS). One electron trap located at E C − 0.7 eV was revealed in the n-GaN barrier layer. Two electron traps and one hole trap were observed in the p-GaN layer. They are located at E C − 0.60 eV, E C − 0.79 eV and E V + 0.70 eV. The total trap density in both the n-GaN barrier layer and the p-GaN layer of the LED is in order of 1014 cm−3, which is comparable with that found in GaN epi-layer grown on sapphire.
IEEE Transactions on Semiconductor Manufacturing | 2017
Xuan Sang Nguyen; Sachin Yadav; Kwang Hong Lee; David Kohen; Annie Kumar; Riko I. Made; Kenneth Eng Kian Lee; S. J. Chua; Xiao Gong; Eugene A. Fitzgerald
We report on the growth of In<sub>0.30</sub>Ga<sub>0.70</sub>As channel high electron mobility transistor (HEMT) epi-layers on a 200-mm Si substrate by metal-organic-chemical-vapor-deposition. The HEMT layers were grown on the Si substrate by using a ~3-<inline-formula> <tex-math notation=LaTeX>
Microelectronics Reliability | 2017
Riko I. Made; Yu Gao; Govindo J. Syaranamual; Wardhana Aji Sasangka; Li Zhang; Xuan Sang Nguyen; Yee Yan Tay; Jason S Herrin; Carl V. Thompson; Chee Lip Gan
{mu }text{m}
ieee silicon nanoelectronics workshop | 2016
Sachin Yadav; Annie; David Kohen; Xuan Sang Nguyen; Kwang Hong Lee; Xiao Gong; Dimitri A. Antoniadis; Eugene A. Fitzgerald; Yee Chia Yeo
</tex-math></inline-formula> thick epitaxial buffer composing of a Ge layer, a GaAs layer, and a compositionally graded and strain relaxed InAlAs layer. The optimized epitaxy has a threading dislocation density of less than <inline-formula> <tex-math notation=LaTeX>
PRiME 2016/230th ECS Meeting (October 2-7, 2016) | 2016
Eugene A. Fitzgerald; Kenneth Eng Kian Lee; S. F. Yoon; S. J. Chua; Chuan Seng Tan; Geok Ing Ng; X. Zhou; Xiao Gong; J.S. Chang; L.S. Peh; Chirn Chye Boon; Dimitri A. Antoniadis; Sachin Yadav; Xuan Sang Nguyen; David Kohen; Annie Kumar; Li Zhang; Kwang Hong Lee; Zhihong Liu; S.B. Chain; T Ge; Pilsoon Choi
2 {times } 10^{{7}}
Journal of Crystal Growth | 2017
David Kohen; Xuan Sang Nguyen; Riko I. Made; Christopher Heidelberger; Kwang Hong Lee; Kenneth Eng Kian Lee; Eugene A. Fitzgerald
</tex-math></inline-formula> cm<sup>−2</sup> and a root mean square surface roughness of ~6.7 nm. The device active layers include a <inline-formula> <tex-math notation=LaTeX>
Physica Status Solidi B-basic Solid State Physics | 2016
Xuan Sang Nguyen; H. W. Hou; P. de Mierry; P. Vennéguès; Florian Tendille; A. R. Arehart; S. A. Ringel; Eugene A. Fitzgerald; S. J. Chua
{ {delta } }
Other repository | 2017
Xuan Sang Nguyen; Sachin Yadav; Kwang Hong Lee; David Kohen; Annie Kumar; Riko I. Made; Xiao Gong; Kenneth Eng Kian Lee; Chuan Seng Tan; S. F. Yoon; S. J. Chua; Eugene A Fitzgerald
</tex-math></inline-formula>-doped InAlAs bottom barrier, a ~15-nm thick InGaAs channel, a ~8-nm InGaP top barrier layer and a heavily doped InGaAs contact layer. MOSHEMTs with channel length down to 130 nm were fabricated. The devices achieve a peak transconductance of <inline-formula> <tex-math notation=LaTeX>