Network


Latest external collaboration on country level. Dive into details by clicking on the dots.

Hotspot


Dive into the research topics where Frank Ray Keyser is active.

Publication


Featured researches published by Frank Ray Keyser.


custom integrated circuits conference | 1996

An SRAM-based FPGA architecture

Scott Whitney Gould; Brian A. Worth; Kim P. N. Clinton; Eric Ernest Millham; Frank Ray Keyser; Ronald Raymond Palmer; Steven Paul Hartman; Terrance John Zittritsch

An SRAM-based FPGA architecture has been developed using a licensed AT6000 architecture base. The logic-cell architecture exploits an efficient, medium-grained, fixed library cell that implements most frequently used synthesis functions. An internal routing structure enables dense designs using a highly connected grid-based routing system and a dedicated I/O routing structure that supports the highest I/O counts available. Dynamic reconfiguration is retained with an underlying SRAM structure like the AT6000.


Archive | 1998

Field programmable memory array

Kim P. N. Clinton; Scott Whitney Gould; Joseph A. Iadanza; Frank Ray Keyser; Ralph David Kilmoyer; Michael Joseph Laramie; Victor Paul Seidel; Terrance John Zittritsch


Archive | 1995

Method and system for programming a gate array using a compressed configuration bit stream

David J. Craft; Scott Whitney Gould; Frank Ray Keyser; Brian A. Worth


Archive | 1995

Programmable array interconnect latch

Scott Whitney Gould; Frank Ray Keyser; Wendell Ray Larsen; Brian A. Worth


Archive | 1995

Programmable array interconnect network

Kim P. N. Clinton; Scott Whitney Gould; Steven Paul Hartman; Joseph A. Iadanza; Frank Ray Keyser; Eric Ernest Millham


Archive | 1995

Memory mapping method and apparatus to fold sparsely populated structures into densely populated memory columns or rows by selectively transposing X and Y address portions, and programmable gate array applications thereof

Wendell Ray Larsen; Frank Ray Keyser; Brian A. Worth


Archive | 1995

System for implementing write, initialization, and reset in a memory array using a single cell write port

Joseph A. Iadanza; Frank Ray Keyser; Ralph David Kilmoyer; Michael Joseph Laramie


Archive | 1998

Programmable bit line drive modes for memory arrays

Joseph A. Iadanza; Frank Ray Keyser


Archive | 1998

Selective connectivity between memory sub-arrays and a hierarchical bit line structure in a memory array

Kim P. N. Clinton; Scott Whitney Gould; Joseph A. Iadanza; Frank Ray Keyser; Ralph David Kilmoyer; Michael Joseph Laramie; Victor Paul Seidel; Terrance John Zittritsch


Archive | 1998

Programmable address decoder for field programmable memory array

Scott Whitney Gould; Joseph A. Iadanza; Frank Ray Keyser; Terrance John Zittritsch

Researchain Logo
Decentralizing Knowledge