Georg Tempel
Siemens
Network
Latest external collaboration on country level. Dive into details by clicking on the dots.
Publication
Featured researches published by Georg Tempel.
international electron devices meeting | 1993
R. Heinrich; W. Heinrigs; Georg Tempel; Josef Winnerl; Thomas Zettler
A 0.5 /spl mu/m CMOS technology was developed for multifunctional applications. Based on a high performance logic process for 3.3 V supply voltage a non volatile memory module and highly linear resistors and capacitors were implemented. The flash memory is programmed and erased by Fowler-Nordheim (FN) tunneling. The extremely low power consumption of the FN cell allows the in system programming with a single 3.3 V supply, which is especially important in portable systems. Bit programming and erasing times are typically 1 ms and 100 /spl mu/s, respectively. With page mode (128 bit) programming times of 10 /spl mu/s per bit are achieved. The endurance is better than 10/sup 5/ cycles.<<ETX>>
Archive | 1998
Christoph Kutter; Georg Tempel
Archive | 1996
Georg Tempel
Archive | 1996
Dietrich Widmann; Georg Tempel
Archive | 1998
Georg Tempel
Archive | 1997
Christoph Kutter; Georg Tempel
Archive | 1997
Armin Hanneberg; Georg Tempel
Archive | 1996
Georg Tempel; Josef Winnerl
Archive | 2001
Dietrich Widmann; Georg Tempel
Archive | 1995
Armin Hanneberg; Georg Tempel