Is this you? Create Your Porfile
Avatar

Gregory W. Alexander

IBM

Network

Latest external collaboration on country level. Dive into details by clicking on the dots.

Explore More

Hotspot

Dive into the research topics where Gregory W. Alexander is active.

Explore More

Publication

Featured researches published by Gregory W. Alexander.

Archive | 2003

Split branch history tables and count cache for simultaneous multithreading

Gregory W. Alexander; Scott Bruce Frommer; David Stephen Levitan; Balaram Sinharoy

Archive | 2003

Zero cycle penalty in selecting instructions in prefetch buffer in the event of a miss in the instruction cache

Gregory W. Alexander; David S. Levitan; Balaram Sinharoy; William J. Starke

Archive | 2005

Enhanced STCX design to improve subsequent load efficiency

Gregory W. Alexander; Juan Jose Arevalo; Balaram Sinharoy; Shih-Hsiung Stephen Tung

Archive | 2009

COLLECTING COMPUTER PROCESSOR INSTRUMENTATION DATA

Gregory W. Alexander; Jane H. Bartik; Michael Billeci; David S. Hutton; Christian Jacobi; Jang-Soo Lee; Eric M. Schwarz; Chung-Lung Shum; Phil C. Yeh

Archive | 2010

Predicting and avoiding operand-store-compare hazards in out-of-order microprocessors

Gregory W. Alexander; Khary J. Alexander; Brian W. Curran; Jonathan T. Hsieh; Christian Jacobi; James R. Mitchell; Brian R. Prasky; Brian W. Thompto

Archive | 2008

Dual-issuance of microprocessor instructions using dual dependency matrices

Gregory W. Alexander; Brian D. Barrick; Lee Evan Eisen; John Wesley Ward

Archive | 2008

Method and system for handling cache coherency for self-modifying code

Gregory W. Alexander; Christian Jacobi; Barry Watson Krumm; Chung-Lung Kevin Shum; Aaron Tsai

Archive | 2003

Thread-specific branch prediction by logically splitting branch history tables and predicted target address cache in a simultaneous multithreading processing environment

Gregory W. Alexander; Scott Bruce Frommer; David Stephen Levitan; Balaram Sinharoy

Archive | 2012

Allocation of counters from a pool of counters to track mappings of logical registers to physical registers for mapper based instruction executions

Gregory W. Alexander; Brian D. Barrick; John Wesley Ward

Archive | 2003

Cache predictor for simultaneous multi-threaded processor system supporting multiple transactions

Gregory W. Alexander; David Stephen Levitan; Balaram Sinharoy

Explore More

Collaboration

Dive into the Gregory W. Alexander's collaboration.

Top Co-Authors
Avatar

Brian D. Barrick

IBM

View shared research outputs
Top Co-Authors
Avatar

Brian R. Prasky

IBM

View shared research outputs
Top Co-Authors
Avatar

Christian Jacobi

IBM

View shared research outputs
Top Co-Authors
Avatar

Balaram Sinharoy

IBM

View shared research outputs
Top Co-Authors
Avatar

John Wesley Ward

IBM

View shared research outputs
Top Co-Authors
Avatar

Brian W. Thompto

IBM

View shared research outputs
Top Co-Authors
Avatar

Fadi Y. Busaba

IBM

View shared research outputs
Top Co-Authors
Avatar

James R. Mitchell

IBM

View shared research outputs
Top Co-Authors
Avatar

Khary J. Alexander

IBM

View shared research outputs
Top Co-Authors
Avatar

Lee Evan Eisen

IBM

View shared research outputs
Explore More
Researchain Logo
Decentralizing Knowledge