Is this you? Create Your Porfile
Avatar

Jay Heeb

Intel

Network

Latest external collaboration on country level. Dive into details by clicking on the dots.

Explore More

Hotspot

Dive into the research topics where Jay Heeb is active.

Explore More

Publication

Featured researches published by Jay Heeb.

Archive | 1999

Method and apparatus for dynamic power control of a low power processor

Lawrence T. Clark; Bart R. McDaniel; Jay Heeb; Tom J. Adelmeyer

Archive | 1994

System for protecting unauthorized memory accesses by comparing base memory address with mask bits and having attribute bits for identifying access operational mode and type

Byron Gillespie; Elliot Garbus; Mitchell A. Kahn; Thomas M. Johnson; Dennis M. O'Connor; Jay Heeb

Archive | 2003

Apparatus having adjustable operational modes and method therefore

Lawrence T. Clark; Michael W. Morrow; Gregory B. Tucker; Yuan-Po Ypt Tseng; Ali Minaei; Jay Heeb

Archive | 1999

Pre-arbitrated bypasssing in a speculative execution microprocessor

Jay Heeb

Archive | 1997

Method and apparatus for dynamic location and control of processor resources to increase resolution of data dependency stalls

Jay Heeb; Mark Schaecher

Archive | 1995

Method and apparatus for dynamically expanding the pipeline of a microprocessor

Jay Heeb; Sunil Shenoy; Jimmy Wong

Archive | 1993

Method and apparatus for performing bi-endian byte and short accesses in a single-endian microprocessor

Jay Heeb; Sunil Shenoy; Scott Huck

Archive | 1996

System for protecting memory accesses by comparing the upper and lower bounds addresses and attribute bits identifying unauthorized combinations of type of operation and mode of access

Byron Gillespie; Elliot Garbus; Mitchell A. Kahn; Thomas M. Johnson; Dennis M. O'Connor; Jay Heeb

Archive | 1997

Method and apparatus for pushing a cacheable memory access operation onto a bus controller queue while determining if the cacheable memory access operation hits a cache

Rahul Shukla; Jay Heeb; Timothy J. Jehl

Archive | 1997

Method and apparatus for using a direct memory access unit and a data cache unit in a microprocessor

Jay Heeb; Sunil Shenoy; Jimmy Wong

Explore More

Collaboration

Dive into the Jay Heeb's collaboration.

Top Co-Authors
Avatar

Dennis M. O'Connor

Intel

View shared research outputs
Top Co-Authors
Avatar

Avery Topps

Intel

View shared research outputs
Top Co-Authors
Avatar

Paul G Meyer

Intel

View shared research outputs
Top Co-Authors
Avatar

Stephen Strazdus

Intel

View shared research outputs
Top Co-Authors
Avatar

Thomas Adelmeyer

Intel

View shared research outputs
Top Co-Authors
Avatar

Byron Gillespie

Intel

View shared research outputs
Top Co-Authors
Avatar

Elliot Garbus

Intel

View shared research outputs
Top Co-Authors
Avatar

Mitchell A. Kahn

Intel

View shared research outputs
Top Co-Authors
Avatar

Sunil Shenoy

Intel

View shared research outputs
Top Co-Authors
Avatar

Thomas M. Johnson

Intel

View shared research outputs
Explore More
Researchain Logo
Decentralizing Knowledge