Network


Latest external collaboration on country level. Dive into details by clicking on the dots.

Hotspot


Dive into the research topics where Lee Wee Teo is active.

Publication


Featured researches published by Lee Wee Teo.


international symposium on vlsi technology, systems, and applications | 2008

A Carbon Co-implantation Technique for Formation of Steep Halo for nFET Short Channel Effect improvement and Performance Boost

Chung Foong Tan; Jae Gon Lee; Lee Wee Teo; Chunshan Yin; Gang Lin; Elgin Quek; Sanford Chu

For the first time, short channel effects (SCE) of the nFET has been improved while achieving a performance boost of 7% (additive to the process induced stress technique). This was achieved by realizing a steep halo profile via strategically positioned carbon regions at the source and drain extension (SDE) regions. The tailored halo profiles also decreased the overlap (Cov) and junction capacitance (Cj). In effect, a resultant 6.5% decrease in ring oscillator (RO) delay was obtained. The carbon co- implanted device has indicated no compromise in the reliability and noise performance.


Archive | 2009

Modulation of stress in stress film through ion implantation and its application in stress memorization technique

Lee Wee Teo; Elgin Quek


Archive | 2007

Integrated circuit system employing a condensation process

Lee Wee Teo; Yung Fu Chong; Elgin Quek; Alain Chan


Archive | 2010

Selective STI Stress Relaxation Through Ion Implantation

Lee Wee Teo; Shiang Yang Ong; Jae Gon Lee; Vincent Leong; Elgin Quek; Dong Kyun Sohn


Archive | 2008

INTEGRATED CIRCUIT SYSTEM EMPLOYING RESISTANCE ALTERING TECHNIQUES

Shyue Seng Tan; Lee Wee Teo; Chung Foong Tan; Jae Gon Lee; Elgin Quek


Archive | 2008

Elimination of STI recess and facet growth in embedded silicon-germanium (eSiGe) module

Yung Fu Chong; Lee Wee Teo; Shyue Seng Tan; Chung Foong Tan


Archive | 2009

INTEGRATED CIRCUIT SYSTEM WITH A FLOATING DIELECTRIC REGION AND METHOD OF MANUFACTURE THEREOF

Chunshan Yin; Lee Wee Teo; Chung Foong Tan; Jae Gon Lee


Archive | 2007

PROCESS FOR FABRICATING A SEMICONDUCTOR DEVICE HAVING EMBEDDED EPITAXIAL REGIONS

Lee Wee Teo; Alain Chan; Chung Foong Tan; Elgin Quek


Archive | 2005

Synthesis of GE nanocrystal memory cell and using a block layer to control oxidation kinetics

Lee Wee Teo; Sripao Sheshagiri Nagarao; Elgin Kiok Boone Quek; Dong Kyun Sohn


Archive | 2008

Strain-direct-on-insulator (SDOI) substrate and method of forming

Lee Wee Teo; Chung Foong Tan; Shyue Seng Tan; Elgin Quek

Collaboration


Dive into the Lee Wee Teo's collaboration.

Top Co-Authors

Avatar

Elgin Quek

Chartered Semiconductor Manufacturing

View shared research outputs
Top Co-Authors

Avatar

Chung Foong Tan

Chartered Semiconductor Manufacturing

View shared research outputs
Top Co-Authors

Avatar

Jae Gon Lee

Chartered Semiconductor Manufacturing

View shared research outputs
Top Co-Authors

Avatar

Shyue Seng Tan

Chartered Semiconductor Manufacturing

View shared research outputs
Top Co-Authors

Avatar

Chunshan Yin

Chartered Semiconductor Manufacturing

View shared research outputs
Top Co-Authors

Avatar

Alain Chan

Chartered Semiconductor Manufacturing

View shared research outputs
Top Co-Authors

Avatar

Dong Kyun Sohn

Chartered Semiconductor Manufacturing

View shared research outputs
Top Co-Authors

Avatar

Yung Fu Chong

Chartered Semiconductor Manufacturing

View shared research outputs
Top Co-Authors

Avatar

Gang Lin

Chartered Semiconductor Manufacturing

View shared research outputs
Top Co-Authors

Avatar

Purakh Raj Verma

Chartered Semiconductor Manufacturing

View shared research outputs
Researchain Logo
Decentralizing Knowledge