Network


Latest external collaboration on country level. Dive into details by clicking on the dots.

Hotspot


Dive into the research topics where Michael Angerbauer is active.

Publication


Featured researches published by Michael Angerbauer.


IEEE Journal of Solid-state Circuits | 2007

A Nonvolatile 2-Mbit CBRAM Memory Core Featuring Advanced Read and Program Control

Stefan Dietrich; Michael Angerbauer; Milena Ivanov; Dietmar Gogl; Heinz Hoenigschmid; Michael Kund; Corvin Liaw; Michael Markert; Ralf Symanczyk; Laith Altimime; Serge Bournat; Gerhard Mueller

A 2-Mbit CBRAM (Conductive Bridging Random Access Memory) core has been developed utilizing a 90 nm, VDD=1.5 V process technology. The presented design uses an 8F2 (0.0648 mum2) 1T1CBJ (1-Transistor/1-Conductive Bridging Junction) cell and introduces a fast feedback regulated CBJ read voltage and a novel program charge control using dummy cell bleeder devices. Random read/write cycle times les50ns are demonstrated


symposium on vlsi circuits | 2007

Time Discrete Voltage Sensing and Iterative Programming Control for a 4F 2 Multilevel CBRAM

P. Schrogmeier; Michael Angerbauer; Stefan Dietrich; Milena Ivanov; Heinz Hönigschmid; Corvin Liaw; Michael Markert; Ralf Symanczyk; L. Altimime; S. Bournat; Gerhard Müller

Multilevel read/write circuits developed for a 90 nm, 4F2, 1T1CBJ (1-transistor/1-conductive bridging junction) 4Mb CBRAM core are described for the first time. The design uses an on-pitch time-discrete voltage sensing scheme and employs a bitline (BL) charge balancing reference as well as a self-timed iterative program concept. Random read cycle times ap0.7 mus and random write cycle times ap1.35 mus are achieved.


Archive | 2007

INTEGRATED CIRCUIT HAVING A MEMORY ARRAY

Michael Markert; Michael Angerbauer; Corvin Liaw


Archive | 2006

Method of determining a memory state of a resistive memory cell and device measuring the memory state of a resistive memory cell

Corvin Liaw; Michael Angerbauer; Heinz Hoenigschmid


Archive | 2008

Integrated Circuit and Method of Improved Determining a Memory State of a Memory Cell

Michael Angerbauer; Heinz Hoenigschmid; Corvin Liaw


Archive | 2006

Memory Device and Method of Operating a Memory Device

Bernhard Ruf; Michael Angerbauer


Archive | 2006

Memory device and method for transforming between non-power-of-2 levels of multilevel memory cells and 2-level data bits

Bernhard Ruf; Michael Angerbauer


Archive | 2006

INTERGRATED CIRCUIT HAVING MEMORY WITH RESISTIVE MEMORY CELLS

Heinz Hoenigschmid; Michael Angerbauer; Corvin Liaw


Archive | 2007

Integrated Circuit, Memory Module, Method of Operating an Integrated Circuit, and Computing System

Michael Angerbauer; Michael Markert; Corvin Liaw


Archive | 2005

CBRAM memory device and method for writing to a resistive memory cell in a CBRAM memory device

Heinz Hoenigschmid; Milena Dimitrova; Corvin Liaw; Michael Angerbauer

Collaboration


Dive into the Michael Angerbauer's collaboration.

Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Researchain Logo
Decentralizing Knowledge