Is this you? Create Your Porfile
Avatar

Corvin Liaw

Infineon Technologies

Network

Latest external collaboration on country level. Dive into details by clicking on the dots.

Explore More

Hotspot

Dive into the research topics where Corvin Liaw is active.

Explore More

Publication

Featured researches published by Corvin Liaw.

symposium on vlsi circuits | 2006

A Non-Volatile 2Mbit CBRAM Memory Core Featuring Advanced Read and Program Control

Heinz Hönigschmid; M. Angerbauer; S. Dietrich; Milena Dimitrova; D. Gogl; Corvin Liaw; M. Markert; R. Symanczyk; L. Altimime; S. Bournat; G. M¿ller

A 2Mbit CBRAM (conductive bridging random access memory) core has been developed utilizing a 90nm, VDD = 1.5V process technology. The presented design uses an 8F2 (0.0648mum2) 1T1CBJ (1-transistor/1-conductive bridging junction) cell and introduces a fast feedback regulated CBJ read voltage and a novel program charge control using dummy cell bleeder devices. Random read/write cycle times les50ns are demonstrated

Archive | 2005

Resistive memory arrangement

Corvin Liaw; Thomas Roehr; Michael Kund

Archive | 2005

Memory circuit including a resistive memory element and method for operating such a memory circuit

Heinz Hoenigschmid; Milena Dimitrova; Corvin Liaw; Michael Angerbauer

Archive | 2006

METHOD AND MEMORY CIRCUIT FOR OPERATING A RESISTIVE MEMORY CELL

Heinz Hoenigschmid; Gerhard Mueller; Milena Dimitrova; Corvin Liaw

Archive | 2005

Charge-trapping memory device and methods for operating and manufacturing the cell

Thomas Mikolajick; Hans Reisinger; Josef Willer; Corvin Liaw

Archive | 2005

Memory circuit and method for reading out a memory datum from such a memory circuit

Corvin Liaw

Archive | 2004

Semiconductor memory device comprising memory cells with floating gate electrode and method of production

Karl-Heinz Küsters; Josef Willer; Corvin Liaw

Archive | 2005

Multi-bit virtual-ground NAND memory device

Thomas Mikolajick; Josef Willer; Corvin Liaw

Archive | 2006

Integrated memory device and method for operating the same

Corvin Liaw; Josef Willer

Archive | 2005

Semiconductor memory with volatile and non-volatile memory cells

Corvin Liaw; Josef Willer; Michael Kund

Explore More

Collaboration

Dive into the Corvin Liaw's collaboration.

Top Co-Authors
Avatar

Josef Willer

Infineon Technologies

View shared research outputs
Top Co-Authors
Avatar

Milena Dimitrova

Infineon Technologies

View shared research outputs
Top Co-Authors
Avatar

Heinz Hoenigschmid

Infineon Technologies

View shared research outputs
Top Co-Authors
Avatar

Michael Angerbauer

Infineon Technologies

View shared research outputs
Top Co-Authors
Avatar

Michael Kund

Infineon Technologies

View shared research outputs
Top Co-Authors
Avatar

Heinz Hönigschmid

Infineon Technologies

View shared research outputs
Top Co-Authors
Avatar

Thomas Mikolajick

Dresden University of Technology

View shared research outputs
Top Co-Authors
Avatar

Gerhard Mueller

Infineon Technologies

View shared research outputs
Top Co-Authors
Avatar

Hans Reisinger

Infineon Technologies

View shared research outputs
Top Co-Authors
Avatar

Karl-Heinz Küsters

Infineon Technologies

View shared research outputs
Explore More
Researchain Logo
Decentralizing Knowledge