Network


Latest external collaboration on country level. Dive into details by clicking on the dots.

Hotspot


Dive into the research topics where N. V. D'Halleweyn is active.

Publication


Featured researches published by N. V. D'Halleweyn.


IEEE Transactions on Electron Devices | 2001

A physically based relation between extracted threshold voltage and surface potential flat band voltage for MOSFET compact modeling

J. Benson; N. V. D'Halleweyn; W. Redman-White; Craig A. Easson; Michael J. Uren; O. Faynot; Jean-Luc Pelloie

Compact MOS models based on surface potential are now firmly established, but for practical applications there is no reliable link between measured values of threshold voltage and the flat-band voltage on which such models are based. This brief presents an analytical relationship which may be implemented in compact models to provide a reliable and accurate threshold parameter input. Results are compared with a conventional threshold voltage model for several SOI CMOS technologies. This technique has been developed for use with body-tied SOI transistors, and hence it can also be applied to bulk devices.


international symposium on power semiconductor devices and ic s | 2001

Charge model for SOI LDMOST with lateral doping gradient

N. V. D'Halleweyn; L.F. Tiemeijer; J. Benson; W. Redman-White

In this paper we present a compact physically based charge model, which describes accurately the unique features of the SOI LDMOS. The model uses a modified Ward and Dutton partitioning scheme to account for the lateral doping gradient in the channel region and the overlap of the front gate over the drift region. The model has been implemented in SPICE3f5 and capacitance measurements are shown to agree well with the simulations.


radio frequency integrated circuits symposium | 2003

A high speed dual modulus divider in SOI CMOS with stacked current steering phase selection architecture

K. Mistry; W. Redman-White; J. Benson; N. V. D'Halleweyn

This work describes a high frequency dual modulus divider designed and fabricated in a 0.35 /spl mu/m PDSOI process, employing a stacked topology phase switching scheme. SOI CMOS technology is exploited to allow current re-use in a higher supply voltage than dictated by single device breakdown. Measurements show the circuit operating at 3GHz (Vdd = 6.8V.).


Solid-state Electronics | 2002

Body Charge Modelling for Accurate Simulation of Small-Signal Behaviour in Floating Body SOI

J. Benson; W. Redman-White; N. V. D'Halleweyn; Craig A. Easson; M.J. Uren

Abstract We show that careful modelling of body node elements in floating body PD-SOI MOSFET compact models is required in order to obtain accurate small-signal simulation results in the saturation region. The body network modifies the saturation output conductance of the device via the body–source transconductance, resulting in a pole/zero pair being introduced in the conductance–frequency response. We show that neglecting the presence of body charge in the saturation region can often yield inaccurate values for the body capacitances, which in turn can adversely affect the modelling of the output conductance above the pole/zero frequency. We conclude that the underlying cause of this problem is the use of separate models for the intrinsic and extrinsic capacitances. Finally, we present a simple saturation body charge model which can greatly improve small-signal simulation accuracy for floating body devices.


IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems | 2004

MOOSE: a physically based compact DC model of SOI LD MOSFETs for analogue circuit simulation

N. V. D'Halleweyn; J. Benson; W. Redman-White; Ketan Mistry; M. Swanenberg


Archive | 2001

Low Power Multi-Gigahertz Divider Architectures in SOI CMOS Employing Series Current Reuse

K. Mistry; W. Redman-White; J. Benson; N. V. D'Halleweyn


Archive | 2001

A Compact Model for Silicon-on-Insulator LDMOST, Including Accumulation, Lateral Doping Gradient and High Side Behaviour

N. V. D'Halleweyn; J. Benson; M. Swanenberg; W. Redman-White


Archive | 2003

A Physical Compact MOSFET Mobility Model Including Accuracte Calculation of Saturation Surface Potential

J. Benson; N. V. D'Halleweyn; K. Mistry; W. Redman-White


Archive | 1999

A Circuit Simulation Model for Silicon-on-Insulator LDMOS Transistors, with accurate Simulation of High Side Behaviour

N. V. D'Halleweyn; M. Swanenberg; James Benson; W. Redman White


Focus on Catalysts | 1999

Circuit simulator and compact model requisites for accurate simulation of AC floating body behaviour in PD SOI

John D. Benson; W. Redman-White; Craig A. Easson; N. V. D'Halleweyn; M.J. Uren

Collaboration


Dive into the N. V. D'Halleweyn's collaboration.

Top Co-Authors

Avatar

W. Redman-White

University of Southampton

View shared research outputs
Top Co-Authors

Avatar

J. Benson

University of Southampton

View shared research outputs
Top Co-Authors

Avatar

K. Mistry

University of Southampton

View shared research outputs
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar

Ketan Mistry

University of Southampton

View shared research outputs
Top Co-Authors

Avatar

L.F. Tiemeijer

University of Southampton

View shared research outputs
Top Co-Authors

Avatar
Researchain Logo
Decentralizing Knowledge