Network


Latest external collaboration on country level. Dive into details by clicking on the dots.

Hotspot


Dive into the research topics where Nak-Hee Seong is active.

Publication


Featured researches published by Nak-Hee Seong.


IEEE Journal of Solid-state Circuits | 2006

An SoC with 1.3 gtexels/s 3-D graphics full pipeline for consumer applications

Dong-Hyun Kim; Kyusik Chung; Chang-Hyo Yu; Chun-Ho Kim; Inho Lee; Jun-Sang Bae; Young-Jun Kim; Jae-Hyeon Park; Sungbeen Kim; Yong-Ha Park; Nak-Hee Seong; Jin-Aeon Lee; Jaehong Park; Sung Yong Oh; Seh-Woong Jeong; Lee-Sup Kim

A high-speed three-dimensional (3-D) graphics SoC for consumer applications is presented. A 166-MHz 3-D graphics full pipeline engine with performance of 33 Mvertices/s and 1.3Gtexels/s, and 333-MHz ARM11 RISC processor, and video composition IPs are integrated together on a single chip. The geometry part of 3-D graphics IP provides full programmability in vertex and triangle level, and two-level multi-texturing with trilinear MIPMAP filtering are realized in the rasterization part. Per-pixel effects such as fog effects, alpha blending, and stencil test are also implemented in the proposed 3-D graphics IP. The rasterization architecture is designed for reducing external memory accesses to achieve the peak performance. The chip is fabricated using 0.13/spl mu/m CMOS technology and its area is 7.1/spl times/7.0mm/sup 2/.


international solid-state circuits conference | 2005

An SoC with 1.3 Gtexels/s 3D graphics full pipeline engine for consumer applications

Dong-Hyun Kim; Kyusik Chung; Chang-Hyo Yu; Chun-Ho Kim; Inho Lee; Jaewan Bae; Young-Jun Kim; Young-Jin Chung; Sungbeen Kim; Yong-Ha Park; Nak-Hee Seong; Jin-Aeon Lee; Jaehong Park; Sung Yong Oh; Seh-Woong Jeong; Lee-Sup Kim

A 3D graphics SoC whose performance is 33 Mvertices/s and 1.3 Gtexels/s is designed for consumer applications. The SoC integrates an ARM11 RISC processor, a dedicated 3D graphics full pipeline engine, and video composition IPs. The SoC contains 17.9 M transistors in 50 mm/sup 2/ area and is fabricated in a 0.13 /spl mu/m 7M CMOS process.


Archive | 2002

Apparatus and method for dispatching very long instruction word having variable length

Nak-Hee Seong; Kyoung-Mook Lim; Seh-Woong Jeong; Jae-Hong Park; Hyung-Jun Im; Gun-Young Bae; Young-Duck Kim


Archive | 2006

Data transfer in multiprocessor system

Nak-Hee Seong; Young-Duk Kim; Jaehong Park; Young-Jun Kwon; Jong-Min Lee


Archive | 2003

Arbiter, a system and a method for generating a pseudo-grant signal

Young-Doug Kim; Kyoung-Mook Lim; Nak-Hee Seong; Seh-Woong Jeong; Jaehong Park


Archive | 2006

Method and apparatus for decoding video data

Nak-Hee Seong; Jae-Hong Park; Young-Jun Kwon; Tae-Sun Kim; Seon-young Yeo; Sang-Hoon Lee


Archive | 2016

SYSTEM-ON-CHIP AND DRIVING METHOD THEREOF

Woo-Jin Kim; Nak-Hee Seong; Hee-Seong Lee


Archive | 2007

METHOD AND APPARATUS FOR DECODING VIDEO THAT ALTERNATELY STORE LINES OF PICTURE IN PIXEL UNITS AND METHOD OF STORING REFERENCE PICTURE

Nak-Hee Seong; Jaehong Park; Young-Jun Kwon; Tae-Sun Kim; Seon-young Yeo; Sang-Hoon Lee


Archive | 2015

System on chip, bus interface circuit and bus interface method

Hee-Seong Lee; Woo-Jin Kim; Nak-Hee Seong


Archive | 2015

SYSTEM INCLUDING MULTI CHANNEL MEMORY AND OPERATING METHOD FOR THE SAME

Seung-hong Jeon; Hyeok-Man Kwon; Nak-Hee Seong

Collaboration


Dive into the Nak-Hee Seong's collaboration.

Researchain Logo
Decentralizing Knowledge