Network


Latest external collaboration on country level. Dive into details by clicking on the dots.

Hotspot


Dive into the research topics where Robert J. Reese is active.

Publication


Featured researches published by Robert J. Reese.


electrical performance of electronic packaging | 2004

IBM Power5 bus designs for on- and off-module connections

Daniel M. Dreps; Frank D. Ferraiolo; Anand Haridass; Robert J. Reese; John C. Schiff; Bao G. Truong

This work overviews the interface choices made for the 1:1 on-module buses and the 2:1 off-module buses. Custom circuits used, data recovery methods, signal integrity design and the system verification using register based diagnostics and eye margin mapping. The hardware based verification methods that heavily rely on the interface register based diagnostics and margin mapping are explained.


Archive | 1996

System and method for transferring information between multiple buses

Charles Roberts Moore; John Stephen Muhich; Robert J. Reese


Archive | 1995

Modified L1/L2 cache inclusion for aggressive prefetch

Michael John Mayfield; Trinh Huy Nguyen; Robert J. Reese; Michael Thomas Vaden


Archive | 2008

Power-on initialization and test for a cascade interconnect memory system

Peter Buchmann; Frank D. Ferraiolo; Kevin C. Gower; Robert J. Reese; Eric E. Retter; Martin L. Schmatz; Michael B. Spear; Peter Matthew Thomsen; Michael R. Trombley


Archive | 1995

System and method for indicating that a processor has prefetched data into a primary cache and not into a secondary cache

Michael John Mayfield; Trinh Huy Nguyen; Robert J. Reese; Michael Thomas Vaden


Archive | 2009

Self-Healing Chip-to-Chip Interface

Wiren D. Becker; Daniel M. Dreps; Frank D. Ferraiolo; Anand Haridass; Robert J. Reese


Archive | 2001

Method and apparatus for testing, characterizing and tuning a chip interface

Steven M. Douskey; Daniel M. Dreps; Frank D. Ferraiolo; Curtis Walter Preuss; Robert J. Reese; Paul Rudrud; James Donald Ryan; Robert Russell Williams


Archive | 1996

Method and system for achieving atomic memory references in a multilevel cache data processing system

Charles Roberts Moore; John Stephen Muhich; Robert J. Reese


Archive | 2003

Method and apparatus for interface failure survivability using error correction

Frank D. Ferraiolo; Michael Stephen Floyd; Robert J. Reese; Kevin Franklin Reick


Archive | 1998

Selectable differential or single-ended mode bus

George McNeil Lattimore; Robert J. Reese; Gus Wai-Yan Yeung

Researchain Logo
Decentralizing Knowledge