Is this you? Create Your Porfile
Avatar

Sommer Michael

Infineon Technologies

Network

Latest external collaboration on country level. Dive into details by clicking on the dots.

Explore More

Hotspot

Dive into the research topics where Sommer Michael is active.

Explore More

Publication

Featured researches published by Sommer Michael.

Archive | 2010

MONITOR STRUCTURE FOR MONITORING A CHANGE OF A MEMORY CONTENT

Sommer Michael

Archive | 2005

DRAM memory circuit with sense amplifiers

Sommer Michael

Archive | 2012

Ein Verfahren zum Herstellen eines Verbundwafers mit einem Graphitkern und ein Verbundwafer mit einem Graphitkern

Berger Rudolf; Lehnert Wolfgang; Mauder Anton; Schulze Hans-Joachim; Foerg Raimund; Gruber Hermann; Ruhl Guenther; Kellermann Karsten; Sommer Michael; Rottmair Christian; Rupp Roland

Archive | 2003

Digital memory device performs successive refresh sub-cycles; word lines of non-adjacent segments in each segment group are sequentially activated simultaneously in at least one sub-cycle

Sommer Michael; Fischer Helmut; Zuckerstaetter Andrea

Archive | 2013

PROCEDE DE FABRICATION D'UNE TRANCHE COMPOSITE AYANT UN NOYAU DE GRAPHITE, ET TRANCHE COMPOSITE AYANT UN NOYAU DE GRAPHITE

Berger Rudolf; Gruber Hermann; Lehnert Wolfgang; Ruhl Guenther; Foerg Raimund; Mauder Anton; Schulze Hans Joachim; Kellermann Karsten; Sommer Michael; Rottmair Christian; Rupp Roland

Archive | 2010

DRAM-Speicherzelle für schnellen Schreib-/Lesezugriff und Speicherzellenfeld

Sommer Michael; Enders Gerhard

Archive | 2009

Halbleiterbauelement und Verfahren zum Herstellen desselben

Sommer Michael

Archive | 2008

Vorrichtung und Verfahren zum Auslesen einer Speicherinformation

Sommer Michael; Bollu Michael

Archive | 2008

Integrierte Schaltung mit Testbetriebsart und Verfahren zum Testen einer Vielzahl solcher integrierter Schaltungen

Dietrich Stefan Dr; Heyne Patrick; Marx Thilo; Schoeniger Sabine; Sommer Michael; Hein Thomas; Markert Michael; Partsch Torsten; Schroegmeier Peter; Weis Christian

Archive | 2007

Duty cycle correction device, especially for DRAM DDRx memory has two delay devices for stepwise varying of the delay between rising and falling flanks, or vice versa, until the signal oscillation is lost for use in evaluation

Sommer Michael

Explore More

Collaboration

Dive into the Sommer Michael's collaboration.

Top Co-Authors
Avatar

Hein Thomas

Infineon Technologies

View shared research outputs
Top Co-Authors
Avatar

Heyne Patrick

Infineon Technologies

View shared research outputs
Top Co-Authors
Avatar

Marx Thilo

Infineon Technologies

View shared research outputs
Top Co-Authors
Avatar

Partsch Torsten

Infineon Technologies

View shared research outputs
Top Co-Authors
Avatar

Schoeniger Sabine

Infineon Technologies

View shared research outputs
Top Co-Authors
Avatar

Schroegmeier Peter

Infineon Technologies

View shared research outputs
Top Co-Authors
Avatar

Weis Christian

Infineon Technologies

View shared research outputs
Top Co-Authors
Avatar

Dietrich Stefan

Infineon Technologies

View shared research outputs
Top Co-Authors
Avatar

Markert Michael

Infineon Technologies

View shared research outputs
Top Co-Authors
Avatar

Enders Gerhard

Infineon Technologies

View shared research outputs
Explore More
Researchain Logo
Decentralizing Knowledge