Network


Latest external collaboration on country level. Dive into details by clicking on the dots.

Hotspot


Dive into the research topics where Takuma Aoyama is active.

Publication


Featured researches published by Takuma Aoyama.


international solid-state circuits conference | 2014

19.3 66.3KIOPS-random-read 690MB/s-sequential-read universal Flash storage device controller with unified memory extension

Konosuke Watanabe; Kenichiro Yoshii; Nobuhiro Kondo; Kenichi Maeda; Toshio Fujisawa; Junji Wadatsumi; Daisuke Miyashita; Shouhei Kousai; Yasuo Unekawa; Shinsuke Fujii; Takuma Aoyama; Takayuki Tamura; Atsushi Kunimatsu; Yukihito Oowaki

Mobile devices have made remarkable advances in recent years. They generally use embedded NAND storage devices, which are tiny (10s of millimeters square) and low-power (around 1W in the active state) single BGA packages that contain both a controller and NAND chips. Figure 19.3.1 shows read performance of recent embedded NAND storage device products and the maximum link speeds in their standards. The figure indicates that more powerful embedded NAND storage devices are desired by the market. In particular, universal Flash storage (UFS) 2.0, the latest standard, defines high link speed, which is 3× faster than the recent embedded multimedia card (eMMC). In this context, we develop a UFS 2.0 device that introduces new features to the conventional embedded NAND storage device controller architecture to improve read performance. Figure 19.3.2 shows a block diagram of our controller. We improve the read performance in the following ways: 1) suppress the number of NAND read accesses and reduce the read latency by introducing unified memory (UM) and caching data for address translations on it, 2) increase the number of NAND chips activated simultaneously with dedicated hardware and new command scheduling, and 3) maximize bandwidth by supporting 5.8Gb/s 2-lane M-PHY link with low-power analog circuits.


asian solid state circuits conference | 2014

A UHS-II SD card controller with 240MB/s write throughput and 260MB/s read throughput

Kenta Yasufuku; Naoto Oshiyama; Toshitada Saito; Yukimasa Miyamoto; Yutaka Nakamura; Ryota Terauchi; Atsushi Kondo; Takuma Aoyama; Masafumi Takahashi; Yukihito Oowaki; Ryoichi Bandai

This paper presents a UHS-II SD card controller with 240MB/s write and 260MB/s read throughput. Two opposite direction IO lanes for down- and up-streams are quickly switched as single direction for double data rate, without adding extra IO pins. The proposed clock data recovery (CDR) logic can detect symbols within 20ns and minimizes this lane switching overhead. The developed SLVS-type driver that can reduce the common to differential return loss by 15dB is also introduced to improve the noise tolerance.


Archive | 1994

Programmable logic device having input transition detector circuit

Takuma Aoyama; Akira Takiba


Archive | 2008

CLOCK DATA RECOVERY CIRCUIT

Mikio Shiraishi; Takuma Aoyama


Archive | 2010

Clock jitter analyzing method and apparatus

Tomoyuki Yoda; Takuma Aoyama; Sachio Hayashi


Archive | 2012

DIFFERENTIAL OUTPUT CIRCUIT

Satoshi Kameda; Takuma Aoyama


Archive | 2012

ESD PROTECTION CIRCUIT

Nobutaka Kitagawa; Takuma Aoyama; Yoshitaka Sampei


Archive | 2010

Clock jitter analysis method, apparatus performing clock jitter analysis method, program allowing computer to perform clock jitter analysis method, and computer readable recording medium recorded with the same

Takuma Aoyama; Sachio Hayashi; Tomoyuki Yoda; 左千夫 林


Archive | 2015

Communication system and transmitter

Shinsuke Fujii; Takuma Aoyama; Hiroyuki Shibayama


Archive | 2014

DRIVER CIRCUIT AND IMPEDANCE ADJUSTMENT CIRCUIT

Yusuke Tsurui; Ryota Terauchi; Takuma Aoyama

Collaboration


Dive into the Takuma Aoyama's collaboration.

Researchain Logo
Decentralizing Knowledge