Takumi Maruyama
Fujitsu
Network
Latest external collaboration on country level. Dive into details by clicking on the dots.
Publication
Featured researches published by Takumi Maruyama.
international symposium on microarchitecture | 2010
Takumi Maruyama; Toshio Yoshida; Ryuji Kan; Iwao Yamazaki; Shuji Yamamura; Noriyuki Takahashi; Mikio Hondou; Hiroshi Okano
The Sparc64 VIIIfx eight-core processor, developed for use in petascale computing systems, runs at speeds of up to 2 GHz and achieves a peak performance of 128 gigaflops while consuming as little as 58 watts of power. Sparc64 VIIIfx realizes a six-fold improvement in performance per watt over previous generation Sparc64 processors.
ieee hot chips symposium | 2009
Takumi Maruyama
Presents a collection of slides covering the following topics: SPARC64™ VIIIfx; octo core processor; PETA scale computing; high performance computing-arithmetic computational extensions; register sets; SIMD; FP trigonometric functions; software controlled cache; and integrated multicore parallel architecture.
symposium on vlsi circuits | 2010
Hiroshi Okano; Yukihito Kawabe; Ryuji Kan; Toshio Yoshida; Iwao Yamazaki; Hitoshi Sakurai; Mikio Hondou; Nobuyuki Matsui; Hideo Yamashita; Tatsumi Nakada; Takumi Maruyama; Takeo Asakawa
An 8-core SPARC64™ VIIIfx processor is fabricated in a 45nm CMOS process and achieves a peak performance of 128GFLOPS. Measured results show that the processor consumes only 58W of power when executing a maximum power program. Fine-grained power analysis was used to tune the micro-architecture for low power consumption, and circuit-level low-power techniques were developed. Water cooling and supply voltage adjustment contribute to power reduction at the system level.
ieee hot chips symposium | 2008
Takumi Maruyama
This article consists of a collection of slides from the authors conference presentation on the Fujitsu SPARC64™ VII quad-core processor.
ieee hot chips symposium | 2012
Takumi Maruyama
This article consists of a collection of slides from the authors conference presentation on Fujituss SPARC64, the companys new generation 16 core processor for UNIX servers. Some of the specific topics discussed include: the system specifications and design concept of the product; software-on-chip capabilities; processor chip overview; u-Architecture and design capabilities; and performance evaluations.
international symposium on microarchitecture | 2010
Takumi Maruyama
The SPARC64 XII 12-core processor, developed for high-performance, mission-critical servers, runs at speeds of up to 4.35 GHz and achieves a peak performance of 417 GIPS and 835 Gflops. SPARC64 XII realizes a 2.3-2.9 times improvement in core performance over the previous-generation SPARC64 X+.
2017 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS) | 2017
Takumi Maruyama
This paper describes the design, microarchitecture, and performance of the latest Fujitsu SPARC64 XII 12 core microprocessor which has been developed for high performance, mission critical servers. Dual instruction pipelines, 8-way SMT (Simultaneous Multi-Threading), a high CPU frequency of over 4 GHz, and a 12 core design have doubled the chip performance compared with the previous SPARC64 X+, while keeping its high single thread performance.
Archive | 1995
Gene W. Shen; Michael C. Shebanow; Hideki Osone; Takumi Maruyama
Archive | 1995
Michael C. Shebanow; John Gmuender; Michael A. Simone; John Szeto; Takumi Maruyama; Deforest W Tovey
Archive | 1994
Takumi Maruyama; Kiyoshi Sugita; Mitsunobu Yoshida