Tetsuo Kawano | Researchain

Archive Network Publication Hotspot Collaboration

Network

Latest external collaboration on country level. Dive into details by clicking on the dots.

Explore More

Hotspot

Dive into the research topics where Tetsuo Kawano is active.

Explore More

Publication

Featured researches published by Tetsuo Kawano.

Archive | 2005

Processor and pipeline reconfiguration control method

Shiro Uriu; Mitsuharu Wakayoshi; Tetsuo Kawano; Hiroshi Furukawa; Ichiro Kasama; Kazuaki Imafuku; Toshiaki Suzuki

Archive | 2005

Semiconductor device having an arithmetic unit of a reconfigurable circuit configuration in accordance with stored configuration data and a memory storing fixed value data to be supplied to the arithmetic unit, requiring no data area for storing fixed value data to be set in a configuration memory

Tetsuo Kawano; Hiroshi Furukawa; Ichiro Kasama; Kazuaki Imafuku; Toshiaki Suzuki

Archive | 2004

Reconfigurable operation apparatus

Miyoshi Saito; Hisanori Fujisawa; Hideki Yoshizawa; Tetsu Tanizawa; Ichiro Kasama; Tetsuo Kawano; Kazuaki Imafuku; Hiroshi Furukawa; Shiro Uriu; Mitsuharu Wakayoshi

Archive | 2004

Timing analysis apparatus, timing analysis method and program product

Tetsuo Kawano; Satoru Yoshikawa; Toshikatsu Hosono; Shigenori Ichinose; Takashi Yoneda

Archive | 2003

Method and program for designing semiconductor integrated circuits to optimize clock skews on plurality of clock paths

Tetsuo Kawano

Archive | 2005

Reconfigurable processor and semiconductor device

Ichiro Kasama; Toshiaki Suzuki; Tetsuo Kawano; Kazuaki Imafuku; Hiroshi Furukawa

Archive | 2007

Reconfigurable address generation circuit for image processing, and reconfigurable LSI comprising the same

Tetsuo Kawano

Archive | 2004

Semiconductor integrated circuit timing analysis apparatus timing analysis method and timing analysis program

Tetsuo Kawano; Satoru Yoshikawa; Toshikatsu Hosono; Shigenori Ichinose; Takashi Yoneda

Archive | 2004

Operation apparatus, operation apparatus control method, program and computer readable information recording medium

Miyoshi Saito; Hisanori Fujisawa; Ichiro Kasama; Tetsuo Kawano; Kazuaki Imafuku; Hiroshi Furukawa; Shiro Uriu; Mitsuharu Wakayoshi

Archive | 2005

Array processor having reconfigurable data transfer capabilities

Miyoshi Saito; Hisanori Fujisawa; Hideki Yoshizawa; Tetsu Tanizawa; Ichiro Kasama; Tetsuo Kawano; Kazuaki Imafuku; Hiroshi Furukawa; Shiro Uriu; Mitsuharu Wakayoshi

Explore More