Is this you? Create Your Porfile
Avatar

Thomas Rickes

Qimonda

Network

Latest external collaboration on country level. Dive into details by clicking on the dots.

Explore More

Hotspot

Dive into the research topics where Thomas Rickes is active.

Explore More

Publication

Featured researches published by Thomas Rickes.

international solid-state circuits conference | 2007

Cascading Techniques for a High-Speed Memory Interface

Zheng Gu; Peter Gregorius; Daniel Kehrer; Lydia Neumann; Evelyn Neuscheler; Thomas Rickes; Hermann Ruckerbauer; Martin Streibl; Juergen Zielbauer

A memory interface operating up to 5.3Gb/s in a 70nm standard DRAM process is presented. The interface uses differential point-to-point signaling in a chain of 6 devices, in transparent- or resample-repeat mode. Transparent-repeat mode measurements at 4.8Gb/s show eye reduction of 8% Ul per device due to jitter accumulation. The last device in the repeat chain has an eye opening of 0.5UI at BER < 1012. The transparent-repeat mode consumes 40% less power and has 80% less latency than resample mode

Archive | 2007

Data handover unit for transferring data between different clock domains

Martin Streibl; Peter Gregorius; Ralf Schledz; Thomas Rickes; Zheng Gu

Archive | 2006

Method of transmitting data between different clock domains

Peter Gregorius; Martin Streibl; Thomas Rickes

Archive | 2006

APPARATUS AND METHOD FOR AVOIDING STEADY-STATE OSCILLATIONS IN THE GENERATION OF CLOCK SIGNALS

Peter Gregorius; Thomas Rickes; Martin Streibl

Archive | 2006

Interface circuit for use in semiconductor memory chip, has serial input terminal to receive serial stream, and finite impulse response unit inserted into main write signal path between drift compensation FIFO-unit and serializer

Peter Gregorius; Thomas Rickes; Martin Streibl; Paul Wallner

Archive | 2014

Überstromdetektion für Busleitungstreiber Overcurrent detection for Busleitungstreiber

Dieter Metzner; Thomas Rickes; Paul Wallner; Peter Widerin

Archive | 2014

Abschaltschutz für Busleitungstreiber Stall for Busleitungstreiber

Dieter Metzner; Thomas Rickes; Paul Wallner; Peter Widerin

Archive | 2007

Data communication method for different clock domains, involves receiving data bits from receive clock, sequential storing of data bits in ring buffer memory and transferring stored data bits from ring buffer memory to transmit clock

Peter Gregorius; Thomas Rickes; Martin Streibl

Archive | 2007

DATA RECEIVER WITH CLOCK RECOVERY CIRCUIT

Martin Streibl; Peter Gregorius; Thomas Rickes

Archive | 2007

Datenübergabeeinheit zum Übertragen von Daten zwischen unterschiedlichen Taktbereichen

Peter Gregorius; Zheng Gu; Thomas Rickes; Martin Streibl

Explore More

Collaboration

Dive into the Thomas Rickes's collaboration.

Top Co-Authors
Avatar

Martin Streibl

Infineon Technologies

View shared research outputs
Top Co-Authors
Avatar

Peter Gregorius

Qimonda

View shared research outputs
Top Co-Authors
Avatar

Paul Wallner

Infineon Technologies

View shared research outputs
Top Co-Authors
Avatar

Zheng Gu

Qimonda

View shared research outputs
Top Co-Authors
Avatar

Dieter Metzner

Infineon Technologies

View shared research outputs
Top Co-Authors
Avatar

Peter Widerin

Infineon Technologies

View shared research outputs
Top Co-Authors
Avatar

Daniel Kehrer

Qimonda

View shared research outputs
Top Co-Authors
Avatar

Evelyn Neuscheler

Qimonda

View shared research outputs
Top Co-Authors
Avatar

Hermann Ruckerbauer

Qimonda

View shared research outputs
Top Co-Authors
Avatar

Juergen Zielbauer

Qimonda

View shared research outputs
Explore More
Researchain Logo
Decentralizing Knowledge