Network
Latest external collaboration on country level. Dive into details by clicking on the dots.
Publication
Featured researches published by William Robert Reohr.
international solid-state circuits conference | 2000
Roy Edwin Scheuerlein; W. J. Gallagher; S. Parkin; A. Lee; S. Ray; R. Robertazzi; William Robert Reohr
Magnetic random access memory (MRAM) offers an alternative approach to fast low-power non-volatile VLSI memory. MRAM has been pursued for more than 10 years as a robust non-volatile memory for space applications. The magnetic tunnel junction (MTJ) MRAM is dramatically different and achieves four orders of magnitude better bandwidth to sense power ratio by utilizing a high resistance and high magneto-resistance (MR) MTJ and including a FET switch in each cell. Non-volatile storage and 10 ns performance are demonstrated in 1 kb arrays. Read and write on-chip power at 2.5 V and 100 MHz are 5 mW and 40 mW respectively.
IEEE Circuits & Devices | 2002
William Robert Reohr; H. Honigschmid; R. Robertazzi; D. Gogl; F. Pesavento; S. Lammers; K. Lewis; C. Arndt; Yu Lu; H. Viehmann; R. Scheuerlein; Li-Kong Wang; P. Trouilloud; Stuart S. P. Parkin; W. J. Gallagher; G. Muller
With the promise of nonvolatility, practically infinite write endurance, and short read and write times, magnetic tunnel junction magnetic random access memory could become a future mainstream memory technology.
international solid-state circuits conference | 2000
Stanley E. Schuster; William Robert Reohr; Peter W. Cook; David F. Heidel; Michael Immediato; Keith A. Jenkins
Chip performance, power, noise, and clock synchronization are becoming formidable challenges as microprocessor performance moves into the GHz regime and beyond. Interlocked pipelined CMOS (IPCMOS), an asynchronous clocking technique, helps address these challenges. This paper shows how a typical block (e.g., Block D) is interlocked with all the blocks with which it interacts. In the forward direction, dedicated Valid signals emulate the worst-case path through each driving block and thus determine when data can be latched within the typical block. In the reverse direction, Acknowledge signals indicate that data has been received by the subsequent blocks and that new data may be processed within the typical block. In this interlocked approach local clocks are generated only when there is an operation to perform.
international solid-state circuits conference | 2007
John E. Barth; William Robert Reohr; Paul C. Parries; Gregory J. Fredeman; John Golz; Stanley E. Schuster; Richard E. Matick; Hillery C. Hunter; Charles Tanner; Joseph Harig; Hoki Kim; Babar A. Khan; John A. Griesemer; R.P. Havreluk; Kenji Yanagisawa; Toshiaki Kirihata; Subramanian S. Iyer
A prototype SOI embedded DRAM macro is developed for high-performance microprocessors and introduces performance-enhancing 3T micro sense amplifier architecture (muSA). The macro was characterized via a test chip fabricated in a 65nm SOI deep-trench DRAM process. Measurements confirm 1.5ns random access time with a 1V supply at 85deg and low voltage operation with a 600mV supply.
IEEE Journal of Solid-state Circuits | 2011
John E. Barth; Don Plass; Erik A. Nelson; Charlie Hwang; Gregory J. Fredeman; Michael A. Sperling; Abraham Mathews; Toshiaki Kirihata; William Robert Reohr; Kavita Nair; Nianzheng Caon
A 1.35 ns random access and 1.7 ns-random-cycle SOI embedded-DRAM macro has been developed for the POWER7™ high-performance microprocessor. The macro employs a 6 transistor micro sense-amplifier architecture with extended precharge scheme to enhance the sensing margin for product quality. The detailed study shows a 67% bit-line power reduction with only 1.7% area overhead, while improving a read zero margin by more than 500ps. The array voltage window is improved by the programmable BL voltage generator, allowing the embedded DRAM to operate reliably without constraining of the microprocessor voltage supply windows. The 2.5nm gate oxide transistor cell with deep-trench capacitor is accessed by the 1.7 V wordline high voltage (VPP) with V WL low voltage (VWL), and both are generated internally within the microprocessor. This results in a 32 MB on-chip L3 on-chip-cache for 8 cores in a 567 mm POWER7™ die.
symposium on vlsi circuits | 2003
A. Bette; John K. DeBrosse; D. Gogl; H. Hoenigschmid; R. Robertazzi; C. Arndt; D. Braun; D. Casarotto; R. Havreluk; S. Lammers; W. Obermaier; William Robert Reohr; H. Viehmann; W. J. Gallagher; G. Muller
A 128 Kb MRAM (Magnetic Random Access Memory) test chip has been fabricated utilizing for the first time a 0.18 /spl mu/m, VDD=1.8 V, logic process technology with Cu backend of line. The presented design uses a 1.4 /spl mu/m/sup 2/ ITIMTJ (1-Transistor/1-Magnetic Tunnel Junction) cell and features a symmetrical high-speed sensing architecture using complementary reference cells and configurable load devices. Extrapolations from test chip measurements and circuit assessments predict a 5 ns random array read access time and random write operations with <5 ns write pulse width.
IEEE Journal of Solid-state Circuits | 2009
Peter Juergen Klim; John E. Barth; William Robert Reohr; David Dick; Gregory J. Fredeman; Gary Koch; Hien Minh Le; Aditya Khargonekar; Pamela Wilcox; John Golz; Jente B. Kuang; Abraham Mathews; Jethro C. Law; Trong V. Luong; Hung C. Ngo; Ryan Freese; Hillery C. Hunter; Erik A. Nelson; Paul C. Parries; Toshiaki Kirihata; Subramanian S. Iyer
We describe a single voltage supply, 1 MB cache subsystem prototype that integrates 2 GHz embedded DRAM (eDRAM) macros with on-chip word-line voltage supply generation , a 4 Kb one-time-programmable read-only memory (OTPROM) for redundancy and repair control, on-chip OTPROM programming voltage generation, clock generation and distribution, array built-in self-test circuitry (ABIST), user logic and pervasive logic. The eDRAM employs a programmable pipeline, achieving 1.8 ns latency, and features concurrent refresh capability.
symposium on cloud computing | 2006
William Robert Reohr
The disciplines of process development, circuit design, and microarchitecture too often remain isolated. This paper on memories explores the benefit of their unification by taking a retrospective look at a L1 cache memory design, a current view of embedded DRAM, and a speculative peek at emerging memories (e.g. MTJ MRAM). In the midst, a novel refresh operation is proposed for DRAM that relies on read and write activity ongoing within a cache to refresh the DRAM.
international solid-state circuits conference | 2010
John E. Barth; Don Plass; Erik A. Nelson; Charlie Hwang; Gregory J. Fredeman; Michael A. Sperling; Abraham Mathews; William Robert Reohr; Kavita Nair; Nianzheng Cao
Logic-based embedded DRAM has matured into a wide range of ASIC applications, SRAM replacements [1] and off-chip caches for microprocessors [2]. While embedded DRAM has been leveraged in supercomputers such as IBMs BlueGene/L [3], its use has been limited to moderate performance bulk logic technologies. Although prototypes have been demonstrated [4], DRAM has yet to be embedded on a high performance microprocessor. This paper discloses an SOI DRAM macro implemented on-chip with the IBM POWER7™ high performance microprocessor [5], and introduces enhancements to the micro sense amp (µSA) architecture [6]. This high performance DRAM macro is used to construct a large 32MB L3 cache on-chip, eliminating delay, area and power from the off-chip interface, simultaneously improving system performance, reducing cost, power and soft error vulnerability. Figure 19.1.1a shows an SEM of the 45nm SOI DRAM Device and Deep Trench (DT) capacitor [7]. DT offers 25x more capacitance than planar structures and was also utilized to reduce on-chip voltage island supply noise.
international soi conference | 2000
Christophe Tretz; Robert K. Montoye; William Robert Reohr
Ratioed CMOS gates implemented in a partially-depleted (PD) SOI CMOS technology are usually considered to be high power but end up being both faster and lower power than other circuit implementations, mainly due to the reduced junction capacitance in SOI devices as well as floating-body effects. As an example, a high performance multiplier shifter is 3 to 4 times faster and dissipates 9 times less power than more conventional implementations.