Yunsaing Kim
SK Hynix
Network
Latest external collaboration on country level. Dive into details by clicking on the dots.
Publication
Featured researches published by Yunsaing Kim.
IEEE Journal of Solid-state Circuits | 2012
Hyun Woo Lee; Hoon Choi; Beom Ju Shin; Kyung Hoon Kim; Kyung Whan Kim; Jae-il Kim; Kwang Hyun Kim; Jong Ho Jung; Jae Hwan Kim; Eun Young Park; Jong Sam Kim; Jonghwan Kim; Jin Hee Cho; Namgyu Rye; Jun Hyun Chun; Yunsaing Kim; Chulwoo Kim; Young Jung Choi; Byong Tae Chung
The digital delay-locked loop (DLL) with racing mode and the countered column address strobe (CAS) latency controller are proposed in this paper. The dual-DLL architecture with racing operation is adopted to achieve low power consumption, low jitter, fast locking, wide range of locking, and stuck-free control. The merged dual coarse delay line (MDCDL) reduces the dynamic power consumption of a variable delay line by 30% by sharing a part of the delay line path in DLL. In addition, jitter is reduced by 45 ps in the 1066-DDR3 operating mode by MDCDL. The proposed DLL utilizes an or-and functioned duty cycle corrector (or-and DCC), which consumes 15% of DLLs power, 0.915 pJ/Hz at tCK=1.5 ns and VDD=1.575 V. The countered CAS latency controller (CCLC) saves IDD3N current because it does not need a DLL clock and does not need to be activated for IDD3N (active non-power down) state. The DLL clock is enabled and CCLC is activated only when the read command is issued. This operation condition saves the IDD3N current by 60% with the proposed DLL. The proposed DLL is employed in 128 M×8 DDR3 SDRAM and 64 M×16 DDR3 SDRAM. The former and the latter are fabricated by 5×nm and by 4× nm DRAM process technology, respectively. Experimental results show that ±10% duty error of the external clock can be corrected to within ±2% duty error in less than 512 cycles of locking time under 1.5 ns of tCK. The proposed DLL and CCLC can operate above 1.0-GHz operating frequency at 1.2 V in 5× nm DDR3 SDRAM and at 1.0 V in 4× nm DDR3 SDRAM, respectively. The proposed DLL fabricated with 4× nm technology consumes 6.1 pJ/Hz at 1.575 V.
international solid-state circuits conference | 2004
Jin-Hong Ahn; Sang-Hoon Hong; Seungbong Kim; J.-B. Ko; Sun-Hye Shin; Suk-Joong Lee; Yunsaing Kim; K.-S. Lee; Sok-kyu Lee; Soo-Young Jang; J.-H. Choi; Seung-Lo Kim; G.-H. Bae; Sung-Wook Park; Yong-Ha Park
A 256 Mb NVDRAM is fabricated with a modified 0.115 /spl mu/m DRAM process. The cell transistor has a scaled polysilicon-oxide-nitride-oxide-silicon (SONOS) structure that traps electrons or holes at a relatively low voltage stress. NVDRAM utilizes DRAM storage node boost from the cell plate for programming to ensure more reliable operation.
electrical design of advanced packaging and systems symposium | 2015
Kyungjun Cho; Hyunsuk Lee; Heegon Kim; Sumin Choi; Youngwoo Kim; Jaemin Lim; Joungho Kim; Hyungsoo Kim; Yong-Ju Kim; Yunsaing Kim
As total system bandwidth increased, memory industry has been imposed to satisfy its requirements. At last, innovative next generation memory named high bandwidth memory (HBM) with extremely fine micro-bump pitch of its bottom die is introduced for terabytes/s bandwidth graphics module. To establish HBM based graphics module, it becomes essential to fabricate silicon interposer due to its capability to process narrow signal width and space. Silicon based HBM interposer becomes the key solution to mitigate bandwidth bottleneck of graphics module for high computing system. To design HBM interposer successfully, the signal optimization of HBM interposer channels must be preceded thoroughly. In this paper, design optimization of top metal signals of HBM interposer considering routing feasibility is proposed. In order to analyze channel performance to determine optimal line width and space, frequency domain and time domain simulation are conducted respectively. All the proposed signals in HBM interposer are analyzed by comparing eye-opening voltage and timing jitter with 3D electromagnetic (EM) simulation results. Based on this proposed optimization design, not only HBM interposer can be applied to achieve high bandwidth with a less signal distortion but also it can be designed on the basis of a limited routing area.
international solid-state circuits conference | 2012
Kibong Koo; Sunghwa Ok; Yonggu Kang; Seungbong Kim; Choung-Ki Song; Hye-Young Lee; Hyungsoo Kim; Yongmi Kim; Jeonghun Lee; Seunghan Oak; Yo-Sep Lee; Jungyu Lee; Joongho Lee; Hyungyu Lee; Jae-Min Jang; Jongho Jung; Byeongchan Choi; Yong-Ju Kim; Young-do Hur; Yunsaing Kim; Byongtae Chung; Yongtak Kim
DDR4 SDRAM is expected to realize low power consumption and high bandwidth using a 1.2V nominal supply voltage and to be a cost-effective solution for various applications. In this paper, bank group architecture, internal reference voltage level (IVREF) and pre-emphasis to overcome conventional operating frequency range are presented. CS_n to command/address latency (CAL), data bus inversion (DBI) and ×4 half-page architecture are introduced to reduce current consumption. Cyclic redundancy check (CRC) and command and address (CA) parity are adopted to check transmission errors in high bandwidth. Also, read CRC with DBI is calculated in parallel to mitigate calculation time and area penalty. Consequently, our 2Gb DDR4 SDRAM achieves 2.4Gb/s data rate at 1.0V supply voltage.
IEEE Transactions on Electromagnetic Compatibility | 2015
Eunkyeong Park; Hyungsoo Kim; Jongjoo Shim; Yong-Ju Kim; Yunsaing Kim; Jingook Kim
The jitter probability density function (PDF) at multistage output buffers due to supply voltage fluctuations is analytically derived. For experimental validation, an integrated circuit (IC) is designed, fabricated, and assembled in a printed circuit board (PCB). The on-chip supply voltage fluctuations are extracted from the simultaneous measurements at the pads on IC and PCB and used to calculate the jitter PDF of the multistage buffers. Also, characteristics of the output channels are measured and modeled with the separately designed channel pattern. Finally, the jitter PDFs for multistage buffers are calculated and compared with the measured jitter histograms.
electrical performance of electronic packaging | 2014
Sumin Choi; Heegon Kim; Kiyeong Kim; Daniel H. Jung; Jonghoon Kim; Jaemin Lim; Hyunsuk Lee; Joungho Kim; Hyungsoo Kim; Yong-Ju Kim; Yunsaing Kim
In this paper, crosstalk included eye diagram of high-speed and wide I/O interposer channels are simulated and analyzed. To analyze the crosstalk effect of various substrate channels, silicon, glass, and organic interposers are simulated and compared under the same physical dimensions. In addition, crosstalk included eye diagrams are accurately estimated in short time using 8 worst case input signals. The estimated eye diagrams are investigated at data rate of 10 Gbps.
symposium on vlsi circuits | 2015
Haekang Jung; Jaemo Yang; Jeonghun Lee; Hyeongjun Ko; Hyuk Lee; Taek-Sang Song; Jongjoo Shim; Sang-kwon Lee; Keun-Soo Song; Dongkyun Kim; Hyungsoo Kim; Yunsaing Kim
A 4.35Gb/s/pin LPDDR4 I/O interface with multi-VOH level, equalization scheme and Duty-Training Circuit (DTC) is presented. A Low Voltage-Swing Terminated Logic (LVSTL) driver using 4-to-1 multiplexer is implemented to the transmitter. A DTC to adjust the CK duty is implemented to the receiver. In addition, a ZQ calibration scheme for Multi-VOH level is also presented. Designed schemes are compatible with the LPDDR4 standard. Power efficiency for the I/O interface is about 2.3mW/Gb/s/pin with 1.1V supply in 2y-nm DRAM process, which is 31% lower than that of LPDDR3.
asia pacific symposium on electromagnetic compatibility | 2015
Heegon Kim; Kiyeong Kim; Sumin Choi; Hyunsuk Lee; Hyungsoo Kim; Yunsaing Kim; Joungho Kim
In this work, a fast and accurate statistical eye-diagram estimation method for high-speed single-ended channel including non-linear pseudo differential receiver buffer circuit is proposed. For accurate estimation, the analytical model of the pseudo differential receiver buffer output voltage that includes impacts of external noises is derived based on piece-wise linear approximated MOS I-V curves. Moreover, the calculation based on compact input set whose components are possible receiver input waveforms for one unit interval enables the proposed method to calculate BER within short time. Accuracy and fast estimation time of the proposed method are successfully verified by comparing to the transient simulation results.
IEEE Journal of Solid-state Circuits | 2015
Hyun-Bae Lee; Taek-Sang Song; Sang-Yeon Byeon; Kwanghun Lee; Inhwa Jung; Seongjin Kang; Ohkyu Kwon; Koeun Cheon; Donghwan Seol; Jongho Kang; Gunwoo Park; Yunsaing Kim
A 16.8 Gbps/channel single-ended transceiver for SiP-based DRAM interface on silicon carrier channel is proposed in this paper. A transmitter, receiver, and channel are all included in a single package as SiP. A current mode 4:1 MUX with 1-tap feed-forward equalizer (FFE) is used as a serializer, and this 4:1 MUX uses 25% duty clock to prevent short circuit current when consecutive 2-phase clocks overlap. Additionally, an open drain output driver with asynchronous type 1-tap FFE is used in the transmitter. Because of its small physical size, a common mode variation of Si-carrier channel from process variation is more serious than that of conventional PCB. This common mode variation degrades bit error rates (BER) at single-ended signaling. To obtain effective single-ended signaling on Si-carrier channel, a source follower-based continuous time linear equalizers and self- VREF generator with training algorithm on the receiver are proposed. An implemented Si-carrier channel uses meshed layer as a reference to reduce insertion loss. A BER less than 1e-12 is achieved in 65 nm CMOS and the power efficiency of the transceiver is 5.9 pJ/bit with 120 Ω terminations at each transceiver side.
international solid-state circuits conference | 2014
Hyun Woo Lee; Junyoung Song; Sang Ah Hyun; Seunggeun Baek; Yuri Lim; Jungwan Lee; Minsu Park; Haerang Choi; Chang-kyu Choi; Jin-Youp Cha; Jae-il Kim; Hoon Choi; Seung-Wook Kwack; Yonggu Kang; Jong-sam Kim; Jung-hoon Park; Jonghwan Kim; Jinhee Cho; Chulwoo Kim; Yunsaing Kim; Jae-Jin Lee; Byongtae Chung; Sung-Joo Hong
The demand for high-bandwidth memories is increasing with an increase in the need for high-performance systems. Wide-I/O memory and GDDR5 are two types of high-bandwidth memories. GDDR5 is more compatible than wide I/O for contemporary systems, such as graphics cards and game consoles. The datarate of GDDR5 has reached 7Gb/s/pin. However, the power consumption and cost have increased owing to high-performance-oriented designs, die penalties, and additional test costs. DDR4 is an alternative low-cost memory with high performance in the range of 2.4 to 3.2Gb/s/pin [1]. However it is difficult for DDR4 DRAM to raise the 3.2Gb/s/pin bin portion to lower the cost. In DRAMs, the standby power and self-refresh power are more important than the operating power because DRAMs are mainly in the standby or self-refresh mode in systems. As the operating speed increases, the data window is narrowed, and the jitter increases. Therefore, a duty-cycle corrector (DCC) is employed to increase the data window when the external clock duty cycle is distorted in GDDR5 [2]. The bang-bang jitter caused by the DCC is inevitable even if the external clock duty ratio is exactly 50%. Sometimes the DCC may distort the data window because of an internal DCC offset. This paper presents a GDDR5M (mainstream) memory for graphics cards and a small-outline dual-inline memory module (SO-DIMM). The standby power is managed by the auto-sync mode. Additionally, the architecture of GDDR5M is similar to that of DDR4, and not GDDR5. The error-adaptive DCC can remove the initial duty-cycle offset automatically and remove the bang-bang jitter when the duty cycle of the external clock is not distorted.