Chong H. Lee

Power estimation and thermal budgeting methodology for FPGAs

The method used for power estimation and thermal budgeting on an FPGA product line, fabricated using 90 nm technology, is described in this paper. It addresses the reasons why state-of-the-art processes create power concerns on FPGAs, and describes methodologies that provide more relevant power and junction temperature estimations. Finally it suggests what can be done to improve the power budget and to balance the trade-offs between power and performance.