Network
Latest external collaboration on country level. Dive into details by clicking on the dots.
Publication
Featured researches published by Ebenezer E. Eshun.
ieee gallium arsenide integrated circuit symposium | 2002
Alvin J. Joseph; James S. Dunn; Greg Freeman; David L. Harame; Dough Coolbaugh; R. Groves; Kenneth J. Stein; Rich Volant; Seshadri Subbanna; V. S. Marangos; Stephen A. St. Onge; Ebenezer E. Eshun; Paul Cooper; Jeffrey B. Johnson; Jae Sung Rieh; Basanth Jagannathan; David C. Ahlgren; Dawn Wang; Xinlin Wang
In this paper we highlight the effectiveness and flexibility of SiGe BiCMOS as a technology platform over a wide range of performance and applications. Examples include high speed device design, power amplifiers, integrated VCOs and very high level integration.
bipolar/bicmos circuits and technology meeting | 2002
Natalie B. Feilchenfeld; Louis D. Lanzerotti; David C. Sheridan; Ryan W. Wuthrich; Peter J. Geiss; D. Coolbaugh; Peter B. Gray; J. He; P. Demag; J. Greco; T. Larsen; V. Patel; Michael J. Zierak; Wade J. Hodge; Jay Rascoe; J. Trappasso; Bradley A. Orner; A. Norris; Douglas B. Hershberger; B. Voegeli; Steven H. Voldman; Robert M. Rassel; V. Ramachandrian; Michael L. Gautsch; Ebenezer E. Eshun; R. Hussain; D. Jordan; S. St Onge; James S. Dunn
High frequency performance at low current density and low wafer cost is essential for low power wireless BiCMOS technologies. We have developed a low-complexity, ASIC-compatible, 0.18 /spl mu/m SiGe BiCMOS technology for wireless applications that offers 3 different breakdown voltage NPNs; with the high performance device achieving F/sub t//F/sub max/ of 60/85 GHz with a 3.0 V BV/sub CEO/. In addition, a full suite of high performance passive devices complement the state-of-the-art SiGe wireless HBTs.
bipolar/bicmos circuits and technology meeting | 2004
Louis D. Lanzerotti; Natalie B. Feilchenfeld; D. Coolbaugh; James A. Slinkman; Peter B. Gray; David C. Sheridan; J. Higgins; Wade J. Hodge; M. Gordon; T. Larsen; Michael L. Gautsch; P. Lindgren; R. Murty; Jay Rascoe; K. Watson; T. Stamper; Ebenezer E. Eshun; J. He; K. Downes; Robert M. Rassel; J. Greco; B. Labelle; S. Sweeney; Kenneth J. Stein; R. Bolam; K. Vaed; B. Omer; Alvin J. Joseph; S. St Onge; J. Dunn
We present IBMs next-generation, cost-performance-optimized BiCMOS technology (BiCMOS 8WL) which combines a state-of-the-art suite of SiGe NPNs, foundry compatible 0.13 μm CMOS, and a rich set of modular passive devices. Intended for a wide variety of supply voltages, the technology, features three different performance NPNs and standard, dual oxide, zero V t , and junction isolated FETs. Optimized for wireless and mixed signal applications, BiCMOS 8WL will enable system on a chip integration for 3G cellular applications.
topical meeting on silicon monolithic integrated circuits in rf systems | 2004
Kunal Vaed; Ebenezer E. Eshun; R. Bolam; Kenneth J. Stein; D. Coolbaugh; David C. Ahlgren; James S. Dunn
We demonstrate the simultaneous optimization of 100,000 POH reliability and voltage linearity (<40 ppm/V) for a high-k MIM dielectric (4.5 fF/m/sup 2/) that is both Al and Cu BEOL compatible. Also, we discuss the scaling of dielectric films to achieve excellent bias linearity, while attaining a capacitance density of 7.2 fF/m/sup 2/.
bipolar/bicmos circuits and technology meeting | 2008
Zhong-Xiang He; D. Daley; R. Bolam; D. Vanslette; F. Chen; E. Cooney; D. Mosher; Natalie B. Feilchenfeld; K.M. Newton; Ebenezer E. Eshun; Robert M. Rassel; John J. Benoit; D. Coolbaugh; S. St Onge; James S. Dunn
Two MIM capacitors with capacitance density of 11 and 0.48 fF/um2 were fabricated simultaneously using IBM-s 0.13 um SiGe 8 WL BiCMOS process. Results from DC parametric measurement indicate that these two capacitors compliment each other extremely well.
topical meeting on silicon monolithic integrated circuits in rf systems | 2007
Zhong-Xiang He; M. Erturk; Hanyi Ding; M. Moon; E. Gordon; D. Daley; Anthony K. Stamper; D. Coolbaugh; Ebenezer E. Eshun; M. Gordon; Alvin J. Joseph; S. St Onge; James S. Dunn
High quality factor inductors and highly matched low capacitance density horizontal parallel plate metal-insulator-metal capacitors were fabricated in 130nm RF-CMOS technology with minimal or zero processing step addition. The high quality factor inductors were made using a novel triple damascene integration technique. Peak quality factor of 26 was demonstrated for a 0.3nH inductor. The low capacitance density MIM capacitors were fabricated using standard BEOL copper planes with zero addition of processing steps. Capacitance density value of 0.66 fF/mum 2 was achieved for a six level copper wiring BEOL. Impact of copper plane was characterized to ensure optimal manufacturing production
Archive | 2005
Douglas D. Coolbaugh; Ebenezer E. Eshun; Richard J. Rassel; Robert M. Rassel
Archive | 2002
Douglas D. Coolbaugh; John M. Cotte; Ebenezer E. Eshun; Kenneth J. Stein; Kunal Vaed; Richard P. Volant
Archive | 2010
Anil K. Chinthakindi; Douglas D. Coolbaugh; Ebenezer E. Eshun; Zhong-Xiang He; Jeffrey B. Johnson; Jonghae Kim; Jean-Olivier Plouchart; Anthony K. Stamper
Archive | 2005
Douglas D. Coolbaugh; Daniel C. Edelstein; Ebenezer E. Eshun; Zhong-Xiang He; Robert M. Rassel; Anthony K. Stamper