Network


Latest external collaboration on country level. Dive into details by clicking on the dots.

Hotspot


Dive into the research topics where Edward J. Nowak is active.

Publication


Featured researches published by Edward J. Nowak.


radio frequency integrated circuits symposium | 2017

RF-pFET in fully depleted SOI demonstrates 420 GHz F T

Josef S. Watts; Kumaran Sundaram; Kok Wai Chew; Steffen Lehmann; Shih Ni Ong; Wai Heng Chow; Lye Hock Chan; Jerome Mazurier; Christoph Schwan; Yogadissen Andee; Thomas Feudel; Luca Pirro; Elke Erben; Edward J. Nowak; Elliot John Smith; El Mehdi Bazizi; Thorsten Kammler; Richard Taylor; Bryan Rice; David L. Harame

We report an experimental pFET with 420GHz fT, which to the best of our knowledge is the highest value reported for a silicon pFET. The transconductance is 1800uS/um. The technology is fully depleted silicon on insulator (FDSOI) with the pFET channel formed by SiGe condensation. This outstanding performance is achieved by a combination of layout and process optimization which minimizes capacitance and maximizes compressive strain on the channel. The technology features a high-k metal gate and short gate length (20nm drawn) in addition to the SiGe channel for high mobility.


Archive | 2007

Dual gate fet structures for flexible gate array design methodologies

Corey K. Barrows; Joseph Andrew Iadanza; Edward J. Nowak; Douglas W. Stout


Archive | 2008

SEMICONDUCTOR DEVICES HAVING TENSILE AND/OR COMPRESSIVE STRESS AND METHODS OF MANUFACTURING

Brent A. Anderson; Andres Bryant; Edward J. Nowak; Edmund J. Sprogis


Archive | 2013

MERGED TAPERED FINFET

Brent A. Anderson; Edward J. Nowak


Archive | 2013

LOW GATE-TO-DRAIN CAPACITANCE FULLY MERGED FINFET

Terence B. Hook; Edward J. Nowak


Archive | 2017

Vertical-transport FinFET device with variable Fin pitch

Brent A. Anderson; Edward J. Nowak


Archive | 2017

INTEGRATED CIRCUIT STRUCTURE WITH METHODS OF ELECTRICALLY CONNECTING SAME

Brent A. Anderson; Edward J. Nowak


Archive | 2016

Semiconductor structures with field effect transistor(s) having low-resistance source/drain contact(s)

Brent A. Anderson; Jeffrey B. Johnson; Edward J. Nowak


Archive | 2006

SRAM ARRAY AND ANALOG FET WITH DUAL-STRAIN LAYERS

Brent A. Anderson; Edward J. Nowak


Archive | 2018

INTERCONNECTS FOR VERTICAL-TRANSPORT FIELD-EFFECT TRANSISTORS

Edward J. Nowak; Brent A. Anderson

Collaboration


Dive into the Edward J. Nowak's collaboration.

Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Researchain Logo
Decentralizing Knowledge