Network


Latest external collaboration on country level. Dive into details by clicking on the dots.

Hotspot


Dive into the research topics where Frederick A. Ware is active.

Publication


Featured researches published by Frederick A. Ware.


international conference on computer design | 2006

Improving Power and Data Efficiency with Threaded Memory Modules

Frederick A. Ware; Craig E. Hampel

The technique of module-threading utilizes standard DDR DRAM components to build modified memory modules. These modified modules incorporate one or more additional control signals. The modification permits the module to operate at higher performance levels and at lower power levels than standard modules. The modified modules are also capable of finer granularity transactions while still operating at full bandwidth.


Proceedings of the International Symposium on Memory Systems | 2017

Do superconducting processors really need cryogenic memories?: the case for cold DRAM

Frederick A. Ware; Liji Gopalakrishnan; Eric Linstadt; Sally A. McKee; Thomas Vogelsang; Kenneth L. Wright; Craig E. Hampel; Gary B. Bronner

Cryogenic, superconducting digital processors offer the promise of greatly reduced operating power for server-class computing systems. This is due to the exceptionally low energy per operation of Single Flux Quantum circuits built from Josephson junction devices operating at the temperature of 4 Kelvin. Unfortunately, no suitable same-temperature memory technology yet exists to complement these SFQ logic technologies. Possible memory technologies are in the early stages of development but will take years to reach the cost per bit and capacity capabilities of current semiconductor memory. We discuss the pros and cons of four alternative memory architectures that could be coupled to SFQ-based processors. Our feasibility studies indicate that cold memories built from CMOS DRAM and operating at 77K can support superconducting processors at low cost-per-bit, and that they can do so today.


Archive | 2004

Memory controller for non-homogenous memory system

Frederick A. Ware


Archive | 2003

Dynamic memory supporting simultaneous refresh and data-access transactions

Frederick A. Ware; Richard E. Perego


Archive | 1994

Dynamic random access memory system

Frederick A. Ware; John B. Dillon; Richard M. Barth; Billy Wayne Garrett; John Girdner Atwood; Michael Farmwald


Archive | 2003

Memory device supporting a dynamically configurable core organization

Richard E. Perego; Donald C. Stark; Frederick A. Ware


Archive | 2006

Signaling system with adaptive timing calibration

Bret Stott; Craig E. Hampel; Frederick A. Ware


Archive | 1992

Method and apparatus for address mapping of dynamic random access memory

Frederick A. Ware; Paul Michael Farmwald


Archive | 1993

Method and apparatus for power control in devices

Frederick A. Ware; James A. Gasbarro; John B. Dillon; Matthew Murdy Griffin; Richard M. Barth; Mark Horowitz


Archive | 2007

Memory module with reduced access granularity

Craig E. Hampel; Frederick A. Ware

Collaboration


Dive into the Frederick A. Ware's collaboration.

Researchain Logo
Decentralizing Knowledge