Network


Latest external collaboration on country level. Dive into details by clicking on the dots.

Hotspot


Dive into the research topics where Fumitoshi Ito is active.

Publication


Featured researches published by Fumitoshi Ito.


international solid-state circuits conference | 2008

A 120mm 2 16Gb 4-MLC NAND Flash Memory with 43nm CMOS Technology

Kazushige Kanda; Masaru Koyanagi; Toshio Yamamura; Koji Hosono; Masahiro Yoshihara; Toru Miwa; Yosuke Kato; Alex Mak; Siu Lung Chan; Frank Tsai; Raul Adrian Cernea; Binh Le; Eiichi Makino; Takashi Taira; Hiroyuki Otake; Norifumi Kajimura; Susumu Fujimura; Yoshiaki Takeuchi; Mikihiko Itoh; Masanobu Shirakawa; Dai Nakamura; Yuya Suzuki; Yuki Okukawa; Masatsugu Kojima; Kazuhide Yoneya; Takamichi Arizono; Toshiki Hisada; Shinji Miyamoto; Mitsuhiro Noguchi; Toshitake Yaegashi

NAND flash memory use in digital still cameras and cellular phones is driving demand for larger-capacity storage. Moreover, NAND flash has the potential to replace HDDs. To achieve larger capacity while maintaining low cost per bit, technical improvements in feature size and area reduction are essential. To meet the stringent requirements, we develop a 16 Gb 4-level NAND flash memory in 43 nm CMOS technology. In 43 nm generation, gate-induced drain leakage (GIDL) influences the electrical field on both sides of NAND strings. GIDL causes severe program disturb problems to NAND flash memories. To avoid GIDL, two dummy wordlines (WL) on both sides of NAND strings are added. This is effective because the dummy gate voltages, are selected independent of the program inhibit voltage.


Archive | 2006

Partitioned soft programming in non-volatile memory

Fumitoshi Ito


Archive | 2010

Fabricating and operating a memory array having a multi-level cell region and a single-level cell region

Fumitoshi Ito; Shinji Sato


Archive | 2006

Systems for partitioned soft programming in non-volatile memory

Fumitoshi Ito


Archive | 2006

Programming non-volatile memory with improved boosting

Fumitoshi Ito


Archive | 2006

Method for partitioned erase and erase verification to compensate for capacitive coupling effects in non-volatile memory

Fumitoshi Ito


Archive | 2007

Partitioned erase and erase verification in non-volatile memory

Fumitoshi Ito


Archive | 2006

System for partitioned erase and erase verification in a non-volatile memory to compensate for capacitive coupling

Fumitoshi Ito


Archive | 2014

Bit line current trip point modulation for reading nonvolatile storage elements

Man L. Mui; Teruhiko Kamei; Yingda Dong; Ken Oowada; Yosuke Kato; Fumitoshi Ito; Seungpil Lee


Archive | 2008

Systems for partitioned erase and erase verification in non-volatile memory

Fumitoshi Ito

Collaboration


Dive into the Fumitoshi Ito's collaboration.

Researchain Logo
Decentralizing Knowledge