Is this you? Create Your Porfile
Avatar

Haining S. Yang

IBM

Network

Latest external collaboration on country level. Dive into details by clicking on the dots.

Explore More

Hotspot

Dive into the research topics where Haining S. Yang is active.

Explore More

Publication

Featured researches published by Haining S. Yang.

Archive | 2003

Structure and method of making strained semiconductor CMOS transistors having lattice-mismatched semiconductor regions underlying source and drain regions

Huajie Chen; Dureseti Chidambarrao; Oleg Gluschenkov; A. Steegen; Haining S. Yang

Archive | 2004

Strained silicon NMOS devices with embedded source/drain

Dureseti Chidambarrao; Effendi Leobandung; Anda C. Mocuta; Haining S. Yang; Huilong Zhu

Archive | 2004

Structure and method of making strained semiconductor cmos transistors having lattice-mismatched source and drain regions

Huajie Chen; Dureseti Chidambarrao; Oleg Gluschenkov; A. Steegen; Haining S. Yang

Archive | 2010

STRUCTURE AND METHOD FOR MAKING LOW LEAKAGE AND LOW MISMATCH NMOSFET

Xinlin Wang; Xiangdong Chen; Haining S. Yang

Archive | 2004

Structure and method of making strained channel CMOS transistors having lattice-mismatched epitaxial extension and source and drain regions

Huajie Chen; Dureseti Chidambarrao; Omer O. Dokumaci; Haining S. Yang

Archive | 2005

Method of making strained semiconductor transistors having lattice-mismatched semiconductor regions underlying source and drain regions

Huajie Chen; Dureseti Chidambarrao; Oleg Gluschenkov; A. Steegen; Haining S. Yang

Archive | 2005

Structure and method to enhance stress in a channel of cmos devices using a thin gate

Huilong Zhu; Haining S. Yang; Oleg Gluschenkov; Dureseti Chidambarrao; Zhijiong Luo

Archive | 2005

Method of making strained channel CMOS transistors having lattice-mismatched epitaxial

Huajie Chen; Dureseti Chidambarrao; Omer O. Dokumaci; Haining S. Yang

Archive | 2006

BORON DOPED SiGe HALO FOR NFET TO CONTROL SHORT CHANNEL EFFECT

Xiangdong Chen; Yung Fu Chong; Zhijiong Luo; Xinlin Wang; Haining S. Yang

Archive | 2008

Structure and method to form semiconductor-on-pores (sop) for high device performance and low manufacturing cost

Joel P. de Souza; Keith E. Fogel; Brian J. Greene; Devendra K. Sadana; Haining S. Yang

Explore More

Collaboration

Dive into the Haining S. Yang's collaboration.

Top Co-Authors
Avatar

Dureseti Chidambarrao

IBM

View shared research outputs
Top Co-Authors
Avatar

Huajie Chen

IBM

View shared research outputs
Top Co-Authors
Avatar

Oleg Gluschenkov

IBM

View shared research outputs
Top Co-Authors
Avatar

A. Steegen

IBM

View shared research outputs
Top Co-Authors
Avatar

Xiangdong Chen

IBM

View shared research outputs
Top Co-Authors
Avatar

Brian J. Greene

IBM

View shared research outputs
Top Co-Authors
Avatar

Huilong Zhu

IBM

View shared research outputs
Top Co-Authors
Avatar

Omer H. Dokumaci

IBM

View shared research outputs
Top Co-Authors
Avatar

Omer O. Dokumaci

IBM

View shared research outputs
Top Co-Authors
Avatar

Xinlin Wang

IBM

View shared research outputs
Explore More
Researchain Logo
Decentralizing Knowledge