Network


Latest external collaboration on country level. Dive into details by clicking on the dots.

Hotspot


Dive into the research topics where Man-sug Kang is active.

Publication


Featured researches published by Man-sug Kang.


IEEE Electron Device Letters | 2011

Scalable High-Performance Phase-Change Memory Employing CVD GeBiTe

Jin-Il Lee; Sung-Lae Cho; Dong-ho Ahn; Man-sug Kang; Seok-Woo Nam; Ho-Kyu Kang; Chilhee Chung

We first present chemical-vapor-deposited GeBiTe (CVD GBT) in a confined cell for high-performance phase-change random access memory (PRAM). Due to the fast crystallization of GBT, we were able to reduce the speed to less than 26 ns while maintaining endurance characteristics up to 109 cycles. Our results indicate that the scalable PRAM device enabling the use of PRAM in dynamic RAM and storage class memory applications can be realized using CVD GBT.


international electron devices meeting | 2001

Highly manufacturable 1 Gb NAND flash using 0.12 /spl mu/m process technology

Jung-Dal Choi; Seong-Soon Cho; Yong-Sik Yim; Jae-Duk Lee; Hong-Soo Kim; Kyung-joong Joo; Sung-Hoi Hur; Heung-Soo Im; Joon Kim; Jeong-Woo Lee; Kang-ill Seo; Man-sug Kang; Kyung-hyun Kim; Jeong-Lim Nam; Kyu-Charn Park; Moonyong Lee

An 1 Gb NAND flash memory has been successfully developed by integrating new technologies, inverse narrow-width effect (INWE) suppression scheme, 32-cell NAND flash combined with the scaling-down of tunnel oxide, inter-poly ONO, and gate poly re-oxidation. It is implemented using KrF photolithography along with a resolution enhancing technique, the planarized surface by etch-back and CMP processes, highly selective contact etching and nonoverlapped dual damascene metallization. Thus, for the first time, a 1 Gb NAND flash memory with mass-producible chip size of 132 mm/sup 2/, lower Vcc operation below 1.8 V and lower power consumption, has been obtained.


international interconnect technology conference | 2012

Novel flowable CVD process technology for sub-20nm interlayer dielectrics

Hong-Gun Kim; Seung-Heon Lee; Jun-Won Lee; ByeongJu Bae; Yong-Soon Choi; Young-Ho Koh; Hayoung Yi; Eunkee Hong; Man-sug Kang; Seok Woo Nam; Ho-Kyu Kang; Chilhee Chung; Jin-Hyung Park; Namjin Cho; S. Lee

Flowable CVD (Chemical Vapor Deposition) process having merits in terms of both superior gap-fill performance of SOD (Spin-on Dielectric) and process stability of CVD was introduced for the interlayer dielectric (ILD) in sub-20nm devices based on new concept and precursor. Remote plasma during low temperature deposition and ozone treatment was adopted to stabilize the film. We also developed a novel Flowable CVD process which does not oxidize Si or electrode, resulted in removal of Si3N4 stopper layer as an oxidation or diffusion barrier. After the application of Flowable CVD to 20nm DRAM ILD, we could reduce not only loading capacitance of Bit-line by 15% but also enhance comparable productivity. Through the successful development of sub-20nm DRAM ILD Gap-fill process, Flowable CVD was successful demonstrated as a promising candidate for mass production-worthy ILD in sub-20nm next generation devices.


Archive | 2003

Insulating layers in semiconductor devices having a multi-layer nanolaminate structure of SiNx thin film and BN thin film and methods for forming the same

Jae-Young Ahn; Yong-woo Hyung; Young-Seok Kim; Man-sug Kang


Archive | 2004

Method for forming a low-k dielectric layer for a semiconductor device

Jae-Young Ahn; Jin-Gyun Kim; Hee-seok Kim; Jin-Tae No; Sang-Ryol Yang; Sung-Hae Lee; H.J. Kim; Ju-Wan Lim; Young-Seok Kim; Yong-woo Hyung; Man-sug Kang


Archive | 2003

Method for forming a gate electrode in a semiconductor device

Jae-Young Ahn; Bong-Hyun Kim; Jae-Duk Lee; Man-sug Kang


Archive | 1997

Dual source gas methods for forming integrated circuit capacitor electrodes

Man-sug Kang; Hyunbo Shin; Seung-joon Ahn; Byung-chul Ahn


Archive | 2010

Phase change structure, and phase change memory device

Jin-Ho Oh; Jeong-hee Park; Man-sug Kang; Byoung-Deog Choi; Gyu-Hwan Oh; Hye-young Park; Doo-Hwan Park


Archive | 2011

Method of manufacturing variable resistance memory device

Jeong-hee Park; Man-sug Kang; Hideki Horii; Hyo-Jung Kim; Jung-Hwan Park


Archive | 2002

Semiconductor memory device having a floating gate and method of manufacturing the same

Man-sug Kang; Hyoung-jo Huh

Collaboration


Dive into the Man-sug Kang's collaboration.

Researchain Logo
Decentralizing Knowledge