Is this you? Create Your Porfile
Avatar

Stephen William Mahin

IBM

Network

Latest external collaboration on country level. Dive into details by clicking on the dots.

Explore More

Hotspot

Dive into the research topics where Stephen William Mahin is active.

Explore More

Publication

Featured researches published by Stephen William Mahin.

Archive | 1997

Microprocessor with an architecture mode control capable of supporting extensions of two distinct instruction-set architectures

John W. Goetz; Stephen William Mahin; John J. Bergkvist

Archive | 2000

Performance based system and method for dynamic allocation of a unified multiport cache

Alvar A. Dean; Kenneth J. Goodnow; Stephen William Mahin; Wilbur D. Pricer; Dana J. Thygesen; Sebastian T. Ventrone

Archive | 1995

Superscalar instruction pipeline using alignment logic responsive to boundary identification logic for aligning and appending variable length instructions to instructions stored in cache

Stephen William Mahin; Stephen Michael Conor; Stephen J. Ciavaglia; Lyman Henry Moulton; Stephen Emery Rich; Paul David Kartschoke

Archive | 1999

Method and apparatus for allocating data and instructions within a shared cache

Alvar A. Dean; Marc R. Faucher; John W. Goetz; Kenneth J. Goodnow; Paul T. Gutwin; Stephen William Mahin; Wilbur D. Pricer

Archive | 1996

Processor capable of supporting two distinct instruction set architectures

John J. Bergkvist; John W. Goetz; Stephen William Mahin

Archive | 1995

Superscaler instruction pipeline having boundary identification logic for variable length instructions

Stephen William Mahin; Stephen Michael Conor; Stephen J. Ciavaglia; Lyman Henry Moulton; Stephen Emery Rich; Paul David Kartschoke

Archive | 2001

Directed least recently used cache replacement method

Alvar A. Dean; Kenneth J. Goodnow; Paul T. Gutwin; Stephen William Mahin; Wilbur D. Pricer

Archive | 1996

Computer system supporting control transfers between two architectures

John W. Goetz; John M. Keaty; Stephen William Mahin

Archive | 1995

Mechanism to identify instruction word boundaries in cache

Stephen William Mahin; Stephen Michael Conor; Stephen J. Ciavaglia; Lyman Henry Moulton; Stephen Emery Rich; Paul David Kartschoke

Archive | 1995

On-chip memory map for processor cache macro

Stephen William Mahin; Kevin W. McCullen; Sebastian T. Ventrone; Daniel Mathew Wronski

Explore More

Collaboration

Dive into the Stephen William Mahin's collaboration.

Top Co-Authors
Avatar

John W. Goetz

IBM

View shared research outputs
Top Co-Authors
Avatar

Lyman Henry Moulton

IBM

View shared research outputs
Top Co-Authors
Avatar

Paul David Kartschoke

IBM

View shared research outputs
Top Co-Authors
Avatar

Stephen Emery Rich

IBM

View shared research outputs
Top Co-Authors
Avatar

Stephen J. Ciavaglia

IBM

View shared research outputs
Top Co-Authors
Avatar

Stephen Michael Conor

IBM

View shared research outputs
Top Co-Authors
Avatar

Wilbur D. Pricer

IBM

View shared research outputs
Top Co-Authors
Avatar

Alvar A. Dean

IBM

View shared research outputs
Top Co-Authors
Avatar

John J. Bergkvist

IBM

View shared research outputs
Top Co-Authors
Avatar

Kenneth J. Goodnow

IBM

View shared research outputs
Explore More
Researchain Logo
Decentralizing Knowledge