Vijaya Ceekala
National Semiconductor
Network
Latest external collaboration on country level. Dive into details by clicking on the dots.
Publication
Featured researches published by Vijaya Ceekala.
international solid-state circuits conference | 2002
Vijaya Ceekala; Lawrence D. Lewicki; James B. Wieser; Devnath Varadarajan; Jitendra Mohan
A method for reducing the effects of random mismatches in CMOS bandgap references reduces effects of CMOS current-mirror offsets and input-referred offsets of CMOS opamps. The circuit is fabricated in a 0.18 /spl mu/m CMOS process. Measured 3 sigma output voltage distribution is /spl sim/1%.
Archive | 2000
Jitendra Mohan; Devnath Varadarajan; Vijaya Ceekala
Archive | 1999
John Ainslie Stewart; Vijaya Ceekala
Archive | 2002
Vijaya Ceekala; James B. Wieser; Devnath Varadarajan; Laurence D. Lewicki; Jitendra Mohan
Archive | 2007
Yongseon Koh; Babak Matinpour; Vijaya Ceekala; Ramsin M. Ziazadeh
Archive | 2007
Yongseon Koh; Babak Matinpour; Vijaya Ceekala
Archive | 2001
Vijaya Ceekala; Laurence D. Lewicki; James B. Wieser
Archive | 2005
Alan E. Segervall; Vijaya Ceekala; Varadarajan Devnath; James B. Wieser
Archive | 2008
Varadarajan Devnath; Vijaya Ceekala; James B. Wieser; Lawrence K. Whitcomb
Archive | 2011
Vijaya Ceekala; Qingping Zheng; Min Du; Xin Liu; Chandrakumar R. Pathi
