Is this you? Create Your Porfile
Avatar

Werner Graf

Qimonda

Network

Latest external collaboration on country level. Dive into details by clicking on the dots.

Explore More

Hotspot

Dive into the research topics where Werner Graf is active.

Explore More

Publication

Featured researches published by Werner Graf.

Archive | 2008

Word line to bit line spacing method and apparatus

Werner Graf; Lars Heineck; Martin Popp

Archive | 2003

Method for production of contacts on a wafer

Werner Graf; Henning Haffner; Johannes Kowalewski; Lars Heineck

Archive | 2008

Interconnect structure for semiconductor devices

Hans-peter Moll; Gouri Sankar Kar; Martin Popp; Lars Heineck; Peter Lahnor; Arnd Scholz; Stefan Jakschik; Wolfgang Roesner; Gerhard Enders; Werner Graf; Peter Baars; Klaus Muemmler; Bernd Hintze; Andrei Josiek

Microelectronic Engineering | 2008

Phosphorous doped SOG as a pre-metal-dielectric for sub-50nm technology nodes

Arabinda Das; Momtchil Stavrev; Heike Prenz; Markus Schardin; Ines Uhlig; Werner Graf; Hans-Peter Sperlich

Archive | 2007

Method for forming an integrated circuit having an active semiconductor device and integrated circuit

Werner Graf; Ines Uhlig; Daniel Koehler; Joerg Radecker; Lars Heineck

Archive | 2010

Integrated circuit for use in e.g. electronic system, has interface-structures directly connected to doped area in respective partial areas of contact surface, where structures are made from respective conducting materials

Clemens Fitz; Werner Graf; Dirk Offenberg

Archive | 2009

Integrated circuit e.g. semiconductor memory device, manufacturing method, involves etching trench in substrate in active region such that trench structure defines dimension of trench in lateral direction, and active device formed in trench

Lars Heineck; Werner Graf; René Tews

Archive | 2008

Integrated Circuit with a Contact Structure Including a Portion Arranged in a Cavity of a Semiconductor Structure

Werner Graf; Clemens Fitz

Microelectronic Engineering | 2008

The integration of alternative contact cleaning techniques for future DRAM technology nodes

Momtchil Stavrev; Clemens Fitz; Ines Thuemmel; Audrey Beckert; Kristin Schupke; Sven Schmidbauer; Werner Graf

Archive | 2004

Herstellungsverfahren für eine Halbleiterstruktur Manufacturing method of a semiconductor structure

Werner Graf; Lars Heineck; Jana Horst

Explore More

Collaboration

Dive into the Werner Graf's collaboration.

Top Co-Authors
Avatar

Lars Heineck

Infineon Technologies

View shared research outputs
Top Co-Authors
Avatar

Clemens Fitz

Qimonda

View shared research outputs
Top Co-Authors
Avatar

Henning Haffner

Infineon Technologies

View shared research outputs
Top Co-Authors
Avatar

Ines Uhlig

Qimonda

View shared research outputs
Top Co-Authors
Avatar

Johannes Kowalewski

Infineon Technologies

View shared research outputs
Top Co-Authors
Avatar

Martin Popp

Qimonda

View shared research outputs
Top Co-Authors
Avatar

Momtchil Stavrev

Qimonda

View shared research outputs
Top Co-Authors
Avatar

Andrei Josiek

Qimonda

View shared research outputs
Top Co-Authors
Avatar

Arabinda Das

Qimonda

View shared research outputs
Top Co-Authors
Avatar

Arnd Scholz

Qimonda

View shared research outputs
Explore More
Researchain Logo
Decentralizing Knowledge