Network


Latest external collaboration on country level. Dive into details by clicking on the dots.

Hotspot


Dive into the research topics where Chit Hwei Ng is active.

Publication


Featured researches published by Chit Hwei Ng.


IEEE Transactions on Electron Devices | 2005

MIM capacitor integration for mixed-signal/RF applications

Chit Hwei Ng; Chaw-Sing Ho; Shao-Fu Sanford Chu; Shi-Chung Sun

The relentless drive toward high-speed and high-density silicon-based integrated circuits (ICs) has necessitated significant advances in processing technology. The entrance of copper metallization in IC manufacturing has resulted in new challenges in metal-insulator-metal (MIM) capacitor fabrication, one of the key building blocks in analog/mixed signal/RFCMOS circuits. The requirement to reduce passive chip space has led to active researches for MIM with high dielectric constant (/spl kappa/) film. This paper provides an overview of MIM capacitor integration issues with the transition from AlCu backend of line (BEOL) to Cu BEOL. The key to MIM capacitor electrical properties can be achieved with optimized dielectrics. The different MIM capacitor architectures published are also described. Special emphasis is made on the properties of various MIM with high-/spl kappa/ dielectrics in the last section.


IEEE Electron Device Letters | 2003

Characterization and comparison of PECVD silicon nitride and silicon oxynitride dielectric for MIM capacitors

Chit Hwei Ng; Kok Wai Chew; Shao Fu Sanford Chu

In this letter, we report on the electrical characteristic and the comparison of the metal-insulator-metal (MIM) capacitors with PECVD silicon nitride (SiN) and silicon oxynitride (SiON). Both capacitors are found to exhibit low leakage and high breakdown field strength, as well as absence of dispersive behavior, good linearity, and comparable quality factor behaviors.


international electron devices meeting | 2002

Characterization and comparison of two metal-insulator-metal capacitor schemes in 0.13 /spl mu/m copper dual damascene metallization process for mixed-mode and RF applications

Chit Hwei Ng; Kok Wai Chew; Jian Xun Li; Tjin Tjin Tjoa; L.N. Goh; Shao Fu Sanford Chu

In this paper, we report on two manufacturable, low-cost MIM capacitor structures with Cu and Ta bottom electrode for 0.13 /spl mu/m 6-level Cu-metallization technology. The quality factor (Q) of the MIM capacitor with SiN dielectric directly deposited on the Cu surface is found to be twice as high as that with Ta bottom plate. Both the Cu and Ta bottom-plate capacitors were found to exhibit low leakage and high breakdown field strength characteristics, as well as absence of dispersive behaviour, and good voltage and temperature linearity. The impact of the Cu surface roughness on the dielectric reliability was reduced by optimizing SiN precursor gas flow.


IEEE Electron Device Letters | 2004

Characterization and comparison of single and stacked MIMC in copper interconnect Process for mixed-mode and RF applications

Chit Hwei Ng; C.S. Ho; N.G. Toledo; Shao Fu Sanford Chu

This letter presents the dc and RF study and comparison on four manufacturable single- (one and dual additional masks) and stacked- (intraand multiple inter-) metal-insulator-metal capacitors (MIMCs) in a Cu dual-damascene backend of line process. The capacitors were found to exhibit low leakage and high breakdown field strength, absence of dispersive behavior, and good voltage and temperature linearity. Their quality factor (Q) values are different due to the different electrode series resistance as a result of different architectures. The stacked MIMC offers reduced chip area for the same capacitance value and is a viable manufacturable alternative for current and future precision mixed-mode capacitor incorporating SiN or high-/spl kappa/ dielectric materials.


2005 IEEE International Wkshp on Radio-Frequency Integration Technology: Integrated Circuits for Wideband Comm & Wireless Sensor Networks | 2005

Enabling wireless communications with state-of-the-art RF CMOS and SiGe BiCMOS technologies

S.F. Chu; Kok Wai Chew; P.R. Verma; Chit Hwei Ng; C.H. Cheng; N.G. Toledo; Y.K. Yoo; W.B. Loh; K.C. Leong; S.Q. Zhang; B.G. Oon; Y.W. Poh; T. Zhou; K.K. Khu; S.F. Lim

The choice of technology for todays mixed-signal/RF system-on-chip (SOC) designs has been driven by the performance enhancements and cost advantage derived from scaled CMOS technologies. This paper discusses the performance improvements of RF transistors resulting from technology downscaling. Comparisons between scaled RF CMOS and SiGe BiCMOS technologies to highlight the benefits of employing SiGe HBT devices in certain applications are made. Other technology enablements discussed include accurate, scalable models and statistical models to address the need for design flexibility and robust manufacturing. Thereafter the introduction of high Q inductors, high density capacitors and varactors as basic passive components for RF circuits are discussed. Analog requirements such as mismatch, temperature linearity and voltage linearity are also discussed.


Archive | 2002

Mim and metal resistor formation at cu beol using only one extra mask

Chit Hwei Ng; Chaw Sing Ho; Lup San Leong; Shao Kai; Raymond Joy; Sanford Chu; Sajan Marokkey Raphael


Archive | 2001

Method to fabricate dual-metal CMOS transistors for sub-0.1 μm ULSI integration

Chit Hwei Ng; Chaw Sing Ho


Archive | 2003

Method to fill a trench and tunnel by using ALD seed layer and electroless plating

Lap Chan; Sanford Chu; Chit Hwei Ng; Yong Ju; Jia Zhen Zheng


Archive | 2002

Method for an advanced MIM capacitor

Wye Boon Loh; Chit Hwei Ng


Archive | 2003

Method for making a metal-insulator-metal (mim) capacitor and metal resistor for a copper back-end-of-line (beol) technology

Chit Hwei Ng; Jian Xun Li; Kok Wai Chew; Tjin Tjin Tjoa; Chaw Sing Ho; Shao Fu Sanford Chu

Collaboration


Dive into the Chit Hwei Ng's collaboration.

Top Co-Authors

Avatar

Sanford Chu

Chartered Semiconductor Manufacturing

View shared research outputs
Top Co-Authors

Avatar

Chaw Sing Ho

Chartered Semiconductor Manufacturing

View shared research outputs
Top Co-Authors

Avatar

Jia Zhen Zheng

Chartered Semiconductor Manufacturing

View shared research outputs
Top Co-Authors

Avatar

Purakh Raj Verma

Chartered Semiconductor Manufacturing

View shared research outputs
Top Co-Authors

Avatar

Shao Fu Sanford Chu

Chartered Semiconductor Manufacturing

View shared research outputs
Top Co-Authors

Avatar
Top Co-Authors

Avatar

Lap Chan

Chartered Semiconductor Manufacturing

View shared research outputs
Top Co-Authors

Avatar
Top Co-Authors

Avatar

Jian Xun Li

Chartered Semiconductor Manufacturing

View shared research outputs
Top Co-Authors

Avatar

Tjin Tjin Tjoa

Chartered Semiconductor Manufacturing

View shared research outputs
Researchain Logo
Decentralizing Knowledge